

# Introduction to Semiconductor Manufacturing and FA Process

IPC Technical Seminar

Kenny Seon (IFKOR QM IPC)

13-Sep-2017



# Table of Contents

1 Course Objective

2 Basic Semiconductor

3 Semiconductor Supply Chain

4 Semiconductor Manufacturing Processes Overview

5 Frontend End(Wafer Fabrication) Process

6 Back End(Assembly & Test) Process

7 Semiconductor FA(Failure Analysis) Process

# Table of Contents

1 Course Objective

2 Basic Semiconductor

3 Semiconductor Supply Chain

4 Semiconductor Manufacturing Processes Overview

5 Frontend End(Wafer Fabrication) Process

6 Back End(Assembly & Test) Process

7 Semiconductor FA(Failure Analysis) Process

# Course Objective

- Provide basic understanding on Semiconductor.
- Introduce semiconductor process flow from wafer fabrication to package assembly and final test, and what the semiconductor device failure analysis is and how it is conducted.



# Table of Contents

1 Course Objective

2 Basic Semiconductor

3 Semiconductor Supply Chain

4 Semiconductor Manufacturing Processes Overview


5 Frontend End(Wafer Fabrication) Process

6 Back End(Assembly & Test) Process

7 Semiconductor FA(Failure Analysis) Process



# SEMICONDUCTOR?



# Basic Semiconductor

## What is a Semiconductor?



- A **conductor** is a material which “conducts” electricity easily (such as metals).
- An **insulator** is a material which is a very poor conductor of electricity (such as glass).
- A **semiconductor** (silicon) is a material which acts like an insulator, but can behave like a conductor when it is combined with other materials.

“Semi + Conductor” or “半 + 導體”

# Basic Semiconductor

## Silicon in the environment

- Silicon is the seventh-most abundant element in the universe and the second-most abundant element on the planet, after oxygen.
- Silicon makes up about 25 percent of the Earth's crust.
- Silicon has good thermal conductivity.



# Basic Semiconductor

## Semiconductors in the Periodic System



### Periodic Table of the Elements


1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
Hydrogen 1 <b>H</b> 1.00794(7)																	Helium 2 <b>He</b> 4.002602(2)
Lithium 3 <b>Li</b> 6.941(2)	Beryllium 4 <b>Be</b> 9.0121831(3)											Boron 5 <b>B</b> 10.811(7)	Carbon 6 <b>C</b> 12.0107(8)	Nitrogen 7 <b>N</b> 14.0064(7)	Oxygen 8 <b>O</b> 15.9994(3)	Fluorine 9 <b>F</b> 18.9984032(3)	Neon 10 <b>Ne</b> 20.1797(6)
Sodium 11 <b>Na</b> 22.98976928(2)	Magnesium 12 <b>Mg</b> 24.304(6)											Aluminum 13 <b>Al</b> 26.9815386(3)	IV semiconductors Silicon 14 <b>Si</b> 28.0855(3)	III-V semiconductors Phosphorus 15 <b>P</b> 30.9737618(3)	Sulfur 16 <b>S</b> 32.06(5)	Chlorine 17 <b>Cl</b> 35.45(3)	Argon 18 <b>Ar</b> 39.948(1)
Potassium 19 <b>K</b> 39.0983(1)	Calcium 20 <b>Ca</b> 40.078(4)	Scandium 21 <b>Sc</b> 44.955912(3)	Titanium 22 <b>Ti</b> 47.867(1)	Vanadium 23 <b>V</b> 50.9415(1)	Chromium 24 <b>Cr</b> 51.9961(6)	Manganese 25 <b>Mn</b> 54.938044(1)	Iron 26 <b>Fe</b> 55.845(2)	Cobalt 27 <b>Co</b> 58.933194(4)	Nickel 28 <b>Ni</b> 58.6934(4)	Copper 29 <b>Cu</b> 63.546(3)	Zinc 30 <b>Zn</b> 65.38(2)	Gallium 31 <b>Ga</b> 69.723(1)	IV semiconductors Germanium 32 <b>Ge</b> 72.630(8)	III-V semiconductors Arsenic 33 <b>As</b> 74.921595(6)	Selenium 34 <b>Se</b> 78.96(3)	Bromine 35 <b>Br</b> 79.904(1)	Krypton 36 <b>Kr</b> 83.798(2)
Rubidium 37 <b>Rb</b> 85.4678(3)	Strontium 38 <b>Sr</b> 87.62(1)	Yttrium 39 <b>Y</b> 88.90584(3)	Zirconium 40 <b>Zr</b> 91.224(2)	Niobium 41 <b>Nb</b> 92.90638(2)	Molybdenum 42 <b>Mo</b> 95.94(1)	Technetium 43 <b>Tc</b> 98	Ruthenium 44 <b>Ru</b> 101.07(2)	Rhodium 45 <b>Rh</b> 102.90550(2)	Palladium 46 <b>Pd</b> 106.42(1)	Silver 47 <b>Ag</b> 107.8682(2)	Cadmium 48 <b>Cd</b> 112.411(8)	Indium 49 <b>In</b> 114.818(1)	IV semiconductors Tin 50 <b>Sn</b> 118.710(7)	III-V semiconductors Antimony 51 <b>Sb</b> 121.757(3)	Tellurium 52 <b>Te</b> 127.6(3)	Iodine 53 <b>I</b> 126.90447(3)	Xenon 54 <b>Xe</b> 131.29(8)
Cesium 55 <b>Cs</b> 132.9054519(2)	Barium 56 <b>Ba</b> 137.327(7)	Lanthanum 57 <b>Lu</b> 174.967(1)	Hafnium 72 <b>Hf</b> 178.49(2)	Tantalum 73 <b>Ta</b> 180.94788(1)	Tungsten 74 <b>W</b> 183.84(1)	Rhenium 75 <b>Re</b> 186.207(1)	Osmium 76 <b>Os</b> 190.23(2)	Iridium 77 <b>Ir</b> 192.222(1)	Platinum 78 <b>Pt</b> 195.078(2)	Gold 79 <b>Au</b> 196.966569(4)	Mercury 80 <b>Hg</b> 200.59(2)	Thallium 81 <b>Tl</b> 204.3833(3)	Lead 82 <b>Pb</b> 207.2(1)	Bismuth 83 <b>Bi</b> 208.980386(2)	Polonium 84 <b>Po</b> 209	Astatine 85 <b>At</b> [210]	Radon 86 <b>Rn</b> [222]
Francium 87 <b>Fr</b> [223]	Radium 88 <b>Ra</b> [226]	Rutherfordium 104 <b>Rf</b> [261]	Dubnium 105 <b>Db</b> [262]	Seaborgium 106 <b>Sg</b> [263]	Bohrium 107 <b>Bh</b> [264]	Hassium 108 <b>Hs</b> [265]	Mt 109 <b>Mt</b> [266]	Ds 110 <b>Ds</b> [267]	Rg 111 <b>Rg</b> [268]	Uub 112 <b>Uub</b> [269]	Uut 113 <b>Uut</b> [270]	Uuq 114 <b>Uuq</b> [271]	Uup 115 <b>Uup</b> [272]	Uuh 116 <b>Uuh</b> [273]	Uus 117 <b>Uus</b> [274]	Uuo 118 <b>Uuo</b> [276]	

# Basic Semiconductor

## Silicon Crystalline Structure



- A crystal is a solid composed of atoms in a **SINGLE UNIFORM** array/structure.
- Each **silicon atom** is "connected" to its **four nearest neighboring silicon atoms**.





# Basic Semiconductor

## Covalent Bond(Sharing Electron)



- Many atoms including silicon like to have **EIGHT** electrons in the ir outer "orbit".
- But, silicon only has **FOUR** outer electrons.
- Solution: Bonding between two Si atoms by sharing 1 electron from each atom.




Diamond cubic crystal structure

# Basic Semiconductor

## Bond Pictures of N-type & P-Type Silicon

### N-Type




● Si  
• electron  
- - - covalent bond

● As / P

- Arsenic (As) and Phosphorus (P) have 5 valence electrons
- 1 additional electron can move through the crystal

✓ Conduction

### P-Type



● Si  
• electron  
- - - covalent bond

● B  
• hole

- Boron (B) has 3 valence electrons
- 1 electron is missing, a hole can move through the crystal

✓ Conduction

# Basic Semiconductor

## From Sand to Silicon Wafer




Sand



Silicon Wafers

# Basic Semiconductor Silicon Wafer Production Process

1. Polycrystalline Silicon




2. Crystal Growth




3. Single Crystal Silicon Ingot



4. Crystal Trimming and Grinding




5. Slicing




6. Edge Rounding



7. Lapping




8. Etching (Chemical Polishing)



9. Polishing




10. Cleaning



11. Inspection




12. Packing / Shipping



# Basic Semiconductor

## Chronology of Silicon Wafer Size Increase





Wafer Size (mm)	Wafer Size (inch)	When (year)
150 mm	5.9 inch	1980
200 mm	7.9 inch	1991
300 mm	11.8 inch	2001
450 mm	18 inch	~2017

# Basic Semiconductor



## Wafer Size Comparison: 200mm vs. 300mm



# Table of Contents

1 Course Objective

2 Basic Semiconductor

3 **Semiconductor Supply Chain**


4 Semiconductor Manufacturing Processes Overview

5 Frontend End(Wafer Fabrication) Process

6 Back End(Assembly & Test) Process

7 Semiconductor FA(Failure Analysis) Process

# Semiconductor Supply Chain



# Table of Contents

1 Course Objective

2 Basic Semiconductor

3 Semiconductor Supply Chain



4 **Semiconductor Manufacturing Processes Overview**

5 Frontend End(Wafer Fabrication) Process

6 Back End(Assembly & Test) Process


7 Semiconductor FA(Failure Analysis) Process

# Semiconductor Manufacturing Processes Overview



# Table of Contents


- 1 Course Objective
- 2 Basic Semiconductor
- 3 Semiconductor Supply Chain
- 4 Semiconductor Manufacturing Processes Overview
- 5 **Frontend End(Wafer Fabrication) Process**
- 6 Back End(Assembly & Test) Process
- 7 Semiconductor FA(Failure Analysis) Process



# Front End Process (Wafer Fabrication)


# Front End(FE) Process

## Wafer Fabrication Process




# Front End(FE) Process

## Wafer Frabrication Processes



# Front End(FE) Process

## Cross section view of full process



# Front End(FE) Process

## Front End Process Line



# Table of Contents

1 Course Objective

2 Basic Semiconductor

3 Semiconductor Supply Chain

4 Semiconductor Manufacturing Processes Overview

5 Frontend End(Wafer Fabrication) Process

6 Back End(Assembly & Test) Process

7 Semiconductor FA(Failure Analysis) Process




# Back End Process (Assembly & Test)

# Back End(BE) Process

## Semiconductor Packaging(Assembly & Test)



- The process of encasing a die(chip) in materials such as plastic or metal.
- Prevent physical damage and corrosion.
- Support the electrical contacts which connect the device to a circuit board.
- Dissipate heat produced in the device.



# Back End(BE) Process Package Variations




## LEAD FRAME PACKAGE

**P-DSO 430mils**  
(Plastic Dual-in-line Small Outline)



**P-DSO 300mils**  
(Plastic Dual-in-line Small Outline)



**P-LCC**  
(Plastic Leaded Chip Carrier)



**SC70**  
(Small Outline Transistor)



**SOT-23**  
(Small Outline Transistor)



**DPAK**  
(Decawatt Package)



**P-DIP**  
(Plastic Dual-In-line Package)



**TSSOP**  
(Thin Shrink Small Outline Package)



**MQFP**  
(Metric Quad Flat Package)




**VQFN**  
(Very thin Quad Flat No lead)



## LAMINATE PACKAGE

**PBGA**  
(Plastic Ball Grid Array)



**LFBGA**  
(Low Profile Fine-Pitch Ball Grid Array)




**LF2BGA**  
(Low Profile Fine-Pitch Flip Chip Ball Grid Array)




## WAFER LEVEL PACKAGE


(Wafer Level Ball Grid Array)



**WLP**  
(Wafer Level Package)




# Back End(BE) Process Package Technologies



# Back End(BE) Process

## Back-End(Assembly and Test) Process



# Back End(BE) Process

## Wafer Back Grinding

- The typical wafer supplied from 'wafer fab' is 600 to 750 $\mu$ m thick.
- Wafer thinned down to the required thickness, 50 $\mu$ m to 75 $\mu$ m, by abrasive grinding wheel.



- › 1<sup>st</sup> step : Use a large grit to coarsely grind the wafer and remove the bulk of the excess wafer thickness.
- › 2<sup>nd</sup> step : Use a finer grit to polish the wafer and to accurately grind the wafer to the required thickness.

# Back End(BE) Process


## Wafer Mounting

- Mount a wafer backside onto a sticky tape which is stretched onto a wafer frame for easy handling purpose during the wafer saw and die attach processes.

Sticky Tape for  
Wafer Mount  
(Blue tape)




Wafer Mount Frame



# Back End(BE) Process

## Wafer Sawing(Dicing Saw)


- Process by which individual silicon chips (die) are separated from each other on the wafer.
- Get the wafer cut per each lines with the D.I(De-ionized) water to prevent any electrostatic issue or contamination.



# Back End(BE) Process

## Die Attach(Die Bonding)

- Attach the die onto the lead frame by using the Epoxy adhesive or solder.






- > Epoxy or solder is dispensed in the die flag area of the lead frame in a specified pattern (usually star) followed by a pick and place process that removes the die from the tape carrier and places it over the dispensed epoxy.

# Back End(BE) Process

## Die Attach Cure


- Cure the die attach paste in order to harden it and to obtain its optimal mechanical and electrical properties.
- Products attached by glue is maintained at a temperature (usually about 125~175°C range) for a prolonged period of time.



# Back End(BE) Process

## Wire Bonding

- The electrical connection between die and lead frame with the use of the Gold, Copper, Aluminum wires.



# Back End(BE) Process

## Molding

- Encapsulate semiconductor die with the molding compounds (black plastic materials).
- Protect the device mechanically and environmentally from the outside environment like light, heat, humidity and dust.





Auto Mold




Manual Mold



Mold Die



Before Molding



After Molding

# Back End(BE) Process

## Post Mold Cure(PMC)

- Ensure the mold compound is completely cured.
- Accelerate the curing process by rising temperature which can improve some material's physical properties.



Oven


# Back End(BE) Process

## Lead Finish(Plating)

- Apply the coat of metal(Sn or SnPb) over the leads of package to connect mechanically and electrically between the package and the printed circuit board(PCB) and protect corrosion, abrasion and improve solderability.
- During the plating process the lead frame strip goes through a series of steps involving pretreatment, rinse, plating, drying, and inspection.



Plating Machine





# Back End(BE) Process Marking




- Put identification, traceability, and distinguishing marks on the package.
- Either ink or laser methods are used to mark packages.
- Laser marking is preferred in many applications because of its higher throughput and better resolution.



Laser Marking Machine



IFX company name and logo ←  
Device name ←  
Date code ←  
Lot Identification ←



# Back End(BE) Process

## Trim/Form/Singulation



- **Trim** - Cutting of the dambars that short the leads together.
- **Form** - Forming of the leads into the correct shape and position.
- **Singulation** - Individual units are singulated from the lead frame strip, inspect for lead coplanarity etc, and placed in trays or tubes.



Trim/Form/Singulation  
Machine



Trim/Form/Singulation  
Punch Die





# Back End(BE) Process

## Final Test(Electrical Testing)

- Verify reliability of semiconductor by electrifying package to test its function at various level of temperatures(Ambient, Hot and Cold).
- Electrical Testing is the process of segregating the functionally good devices from the rejects



Test Equipment



- Bin 2-4**: Good Quality Devices
- Bin 2-4**: Good Devices at Lower Performance Rating
- Bin 5**: Rejects from Contact tests failures
- Bin 6**: Rejects from Parametric test failures
- Bin 7**: Rejects from Functional test failures
- Bin 8**: Rejects from other test failures

# Back End(BE) Process

## Final Visual Inspection(FVI)

- Screen out the visual defects on the finalized semiconductor package with naked eyes, magnifier, microscope or equipment for visual inspection in order to ship only good parts to customers.



Microscope



Automatic Visual  
Inspection Equipment



Magnifier

# Back End(BE) Process


## Packaging/Shipping/Delivery

- Pack the finished semiconductor products in the packaging materials like trays, tubes, reels, shipping box, container and finally deliver to the customer.



# Back End(BE) Process

## Cross section view of package



# Front End(FE) Process

## Back End Process Line



# Table of Contents

- 1 Course Objective
- 2 Basic Semiconductor
- 3 Semiconductor Supply Chain
- 4 Semiconductor Manufacturing Processes Overview
- 5 Frontend End(Wafer Fabrication) Process
- 6 Back End(Assembly & Test) Process
- 7 Semiconductor FA(Failure Analysis) Process

# Semiconductor FA(Failure Analysis) Process

Kenny Seon(IFKR QM IPC)

13-Sep-2017










# What is Failure Analysis?

- Determine how or why a semiconductor device has failed.
- Analyze failed products and clarify the failure causes and mechanism, and provide feedback to the manufacturing and design process not only to prevent reoccurrence in the future and but also to improve manufacturing and product quality.








# FA Process Flow

## Non Destructive Analysis



# FA Process Flow

## Destructive Analysis





Part of your life. Part of tomorrow.

