Introduction to Semico nductor Manufacturing and FA Process

IPC Technical Seminar Kenny Seon (IFKOR QM IPC) 13-Sep-2017





Table of Contents

1	Course Objective
2	Basic Semiconductor
3	Semiconductor Supply Chain
4	Semiconductor Manufacturing Processes Overview
5	Frontend End(Wafer Fabrication) Process
6	Back End(Assembly & Test) Process
7	Semiconductor FA(Failure Analysis) Process



Table of Contents

	Course Objective
2	Basic Semiconductor
3	Semiconductor Supply Chain
4	Semiconductor Manufacturing Processes Overview
5	Frontend End(Wafer Fabrication) Process
6	Back End(Assembly & Test) Process
7	Semiconductor FA(Failure Analysis) Process



Course Objective

- Provide basic understanding on Semiconductor.
- Introduce semiconductor process flow from wafer fabrication to package assembly and final test, and what the semiconduc tor device failure analysis is and how it is conducted.








Table of Contents

1	Course Objective
2	Basic Semiconductor
3	Semiconductor Supply Chain
4	Semiconductor Manufacturing Processes Overview
5	Frontend End(Wafer Fabrication) Process
6	Back End(Assembly & Test) Process
7	Semiconductor FA(Failure Analysis) Process



SEMICONDUCTOR?



Basic Semiconductor What is a Semiconductor?



- A conductor is a material which "conducts" electricity easily (su ch as metals).
- An insulator is a material which is a very poor conductor of ele ctricity (such as glass).
- A semiconductor (silicon) is a material which acts like an insu lator, but can behave like a conductor when it is combined wit h other materials.

"Semi + Conductor" or "半 + 導體"

Basic Semiconductor Silicon in the environment




- Silicon is the seventh-most abundant element in the universe and the second-most abundant element on the planet, after oxygen.
- Silicon makes up about 25 percent of the Earth's crust.
- Silicon has good thermal conductivity.





1



Periodic Table of the Elements

Basic Semiconductor Semiconductors in the Periodic System



18

17

15

Basic Semiconductor Silicon Crystalline Structure





- A crystal is a solid composed of atoms in a <u>SINGLE</u> <u>UNIFORM</u> array/structure.
- Each silicon atom is "connected" to its four nearest neighb oring silicon atoms.

Basic Semiconductor Covalent Bond(Sharing Electron)



- Many atoms including silicon like to have EIGHT electrons in the ir outer "orbit".
- But, silicon only has FOUR outer electrons.
- Solution: Bonding between two Si atoms by sharing 1 electron f rom each atom.






Diamond cubic crystal structure

Basic Semiconductor Bond Pictures of N-type & P-Type Silicon





Basic Semiconductor From Sand to Silicon Wafer





Sand

Silicon Wafers


Basic Semiconductor Silicon Wafer Production Process





Basic Semiconductor Chronology of Silicon Wafer Size Increase






Wafer Size (mm)	Wafer Size (inch)	When (year)
150 mm	5.9 inch	1980
200 mm	7.9 inch	1991
300 mm	11.8 inch	2001
450 mm	18 inch	~2017

Basic Semiconductor Wafer Size Comparison:200mm vs. 300mm





Number of chips per wafer~150%cost reduction per chip \geq 30%





Table of Contents

1	Course Objective
2	Basic Semiconductor
3	Semiconductor Supply Chain
4	Semiconductor Manufacturing Processes Overview
5	Frontend End(Wafer Fabrication) Process
6	Back End(Assembly & Test) Process
7	Semiconductor FA(Failure Analysis) Process



Semiconductor Supply Chain








Table of Contents

Course Objective
Basic Semiconductor
Semiconductor Supply Chain
Semiconductor Manufacturing Processes Overview
Frontend End(Wafer Fabrication) Process
Back End(Assembly & Test) Process
Semiconductor FA(Failure Analysis) Process

Semiconductor Manufacturing Processes Overview








Copyright $\ensuremath{\mathbb{C}}$ Infineon Technologies AG 2017. All rights reserved.



Table of Contents

1 Course Objective	
2 Basic Semiconductor	
3 Semiconductor Supply Chain	
4 Semiconductor Manufacturing Processes Overview	
5 Frontend End(Wafer Fabrication) Process	
6 Back End(Assembly & Test) Process	
7 Semiconductor FA(Failure Analysis) Process	






Front End Process (Wafer Fabrication)


Front End(FE) Process Wafer Fabrication Process






Front End(FE) Process Wafer Frabrication Processes





Front End(FE) Process Cross section view of full process





Front End(FE) Process Front End Process Line








Table of Contents

Course Objective
Basic Semiconductor
Semiconductor Supply Chain
Semiconductor Manufacturing Processes Overview
Frontend End(Wafer Fabrication) Process
Back End(Assembly & Test) Process
Semiconductor FA(Failure Analysis) Process





Back End Process (Assembly & Test)

Back End(BE) Process Semiconductor Packaging(Assembly & Test)




- The process of encasing a die(chip) in materials such as plastic or metal.
- Prevent physical damage and corrosion.
- Support the electrical contacts which connect the device to a circuit board.
- Dissipate heat produced in the device.




Back End(BE) Process Package Variations





Back End(BE) Process Package Technologies






Copyright © Infineon Technologies AG 2017. All rights reserved.

Back End(BE) Process Back-End(Assembly and Test) Process






Copyright $\ensuremath{\mathbb{C}}$ Infineon Technologies AG 2017. All rights reserved.

Back End(BE) Process Wafer Back Grinding



- The typical wafer supplied from 'wafer fab' is 600 to 750µm thick.
- Wafer thinned down to the required thickness, 50um to 75um, by abrasive grinding wheel.




- 1st step : Use a large grit to coarsely grind the wafer and remove the bulk of the excess wafer thickness.
- 2nd step : Use a finer grit to polish the wafer and to accurately grind the wafer to the required thickness.

Back End(BE) Process Wafer Mounting




 Mount a wafer backside onto a sticky tape which is stretched onto a wafer frame for easy handling purpose during the wafer saw and die attach processes.



Back End(BE) Process Wafer Sawing(Dicing Saw)




- Process by which individual silicon chips (die) are separated from each other on the wafer.
- Get the wafer cut per each lines with the D.I(De-ionized) water to prevent any electrostatic issue or contamination.



Back End(BE) Process Die Attach(Die Bonding)



 Attach the die onto the lead frame by using the Epoxy adhesive or solder.




> Epoxy or solder is dispensed in the die flag area of the lead frame in a specified pattern (usually star) followed by a pick and place process that removes the die from the tape carrier and places it over the dispensed epoxy.

Back End(BE) Process Die Attach Cure




- Cure the die attach paste in order to harden it and to obtain its optimal mechanical and electrical properties.
- Products attached by glue is maintained at a temperature (usually about 125~175°C range) for a prolonged period of time.



Back End(BE) Process Wire Bonding




• The electrical connection between die and lead frame with the use of the Gold, Copper, Aluminum wires.



Back End(BE) Process Molding



- Encapsulate semiconductor die with the molding compounds (black plastic materials).
- Protect the device mechanically and environmentally from the outside environment like light, heat, humidity and dust.



Back End(BE) Process Post Mold Cure(PMC)



- Ensure the mold compound is completely cured.
- Accelerate the curing process by rising temperature which can improve some material's physical properties.




Oven

Back End(BE) Process Lead Finish(Plating)




- Apply the coat of metal(Sn or SnPb) over the leads of package to connect mechanically and electrically between the package and the printed circuit board(PCB) and protect corrosion, abrasion and improve solderability.
- During the plating process the lead frame strip goes through a series of steps involving pretreatment, rinse, plating, drying, and inspection.



Back End(BE) Process Marking




- Put identification, traceability, and distinguishing marks on the package.
- Either ink or laser methods are used to mark packages.
- Laser marking is preferred in many applications because of its higher throughput and better resolution.



Back End(BE) Process Trim/Form/Singulation



- **Trim** Cutting of the dambars that short the leads together.
- Form Forming of the leads into the correct shape and position.
- **Singulation** Individual units are singulated from the lead frame strip, inspect for lead coplanarity etc, and placed in trays or tubes.




Back End(BE) Process Final Test(Electrical Testing)




- Verify reliability of semiconductor by electrifying package to test its function at various level of temperatures(Ambient, Hot and Cold).
- Electrical Testing is the process of segregating the functionally ٠ good devices from the rejects



Test Equipment





Back End(BE) Process Final Visual Inspection(FVI)



 Screen out the visual defects on the finalized semiconductor package with naked eyes, magnifier, microscope or equipment for visual inspection in order to ship only good parts to customers.





Microscope

Automatic Visual Inspection Equipment



Magnifier

Back End(BE) Process Packaging/Shipping/Delivery




 Pack the finished semiconductor products in the packaging materials like trays, tubes, reels, shipping box, container and finally deliver to the customer.



Back End(BE) Process Cross section view of package





Front End(FE) Process Back End Process Line







Table of Contents

	Course Objective
2	Basic Semiconductor
3	Semiconductor Supply Chain
4	Semiconductor Manufacturing Processes Overview
5	Frontend End(Wafer Fabrication) Process
6	Back End(Assembly & Test) Process
7	Semiconductor FA(Failure Analysis) Process

Semiconductor FA(Fai lure Analysis) Process Kenny Seon(IFKR QM IPC) 13-Sep-2017






What is Failure Analysis?

- Determine how or why a semiconductor device has failed.
- Analyze failed products and clarify the failure causes and mechanism, and provide feedback to the manufacturing and design process not only to prevent reoccurrence in the future and but also to improve manufacturing and product quality.




FA Process Flow Non Destructive Analysis






FA Process Flow Destructive Analysis







Copyright $\ensuremath{\mathbb{C}}$ Infineon Technologies AG 2017. All rights reserved.



Part of your life. Part of tomorrow.

