

# Fifth-Generation Fixed-Frequency Design Guide

Design Guide - ICE5xSAG and ICE5xRxxxAG

### About this document

#### Scope and purpose

This document is a design guide for a fixed-frequency Flyback converter using Infineon's newest fifthgeneration fixed-frequency PWM controller, ICE5xSAG, and CoolSET™, ICE5xRxxxxAG, which offer highefficiency, low-standby power with selectable entry and exit standby power options, wider V<sub>cc</sub> operating range with fast start-up, robust line protection with input Line Over Voltage Protection (LOVP), and various protection modes for a highly reliable system.

#### Intended audience

This document is intended for power-supply design/application engineers, students, etc. who wish to design power supplies with Infineon's newest fifth-generation fixed-frequency PWM controller, ICE5xSAG, and CoolSET™, ICE5xRxxxAG.

#### Table of contents

About	t this document	1
Table	of contents	1
1	Abstract	3
2	Description	
2.1	List of features	
2.2	Pin configuration and functionality	
3	Overview of fixed-frequency Flyback converter	
4	Functional description and component design	
4.1	V <sub>cc</sub> pre-charging and typical V <sub>cc</sub> voltage during start-up	
4.1.1	V <sub>cc</sub> capacitor	
4.2	Soft-start	9
4.3	Normal operation	10
4.3.1	PWM operation and peak current mode control	10
4.3.1.	1 Switch-on determination	10
4.3.1.	2 Switch-off determination	10
4.3.2	Current sensing	11
4.3.3	Frequency reduction	12
4.3.4	Slope compensation	12
4.3.5	Oscillator and frequency jittering	
4.3.6	Modulated gate drive	
4.4	Peak Current Limitation (PCL)	
4.4.1	Propagation delay compensation	
4.5	ABM with selectable power level	
4.5.1	Entering ABM operation	
4.5.2	During ABM operation	
4.5.3	Leaving ABM operation	
4.5.4	ABM configuration	18



#### Abstract

4.6	Non-isolated/isolated configuration	19
4.6.1	Non-isolated FB	19
4.6.2	Isolated FB	20
4.7	Protection functions	21
4.7.1	LOVP	21
4.7.2	V <sub>cc</sub> OV/UV	22
4.7.3	Over-load/open-loop	22
4.7.4	Over-temperature	22
4.7.5	CS short-to-GND	22
4.7.6	V <sub>cc</sub> short-to-GND	22
4.7.7	Protection modes	23
5	Typical application circuit	25
6	PCB layout recommendation	27
7	Output power of fifth-generation fixed-frequency ICs	28
8	Fifth-generation fixed-frequency FLYCAL design example	32
8.1	Pre-calculation	32
8.2	Input diode bridge (BR1)	33
8.3	Input capacitor (C1)	33
8.4	Transformer design (T1)	35
8.5	Post calculation	37
8.6	Transformer winding design	
8.6.1	Primary winding	38
8.6.2	Secondary 1 winding (V <sub>Out1</sub> )	39
8.6.3	Secondary 2 winding (V <sub>Out2</sub> )	40
8.7	Clamping network	41
8.8	CS resistor	42
8.9	Output rectifier	42
8.9.1	Output 1	42
8.9.2	Output 2	43
8.10	V <sub>cc</sub> diode and capacitor	
8.11	Calculation of losses	45
8.12	CoolSET™/MOSFET temperature	
8.13	LOVP	
8.14	Output regulation (non-isolated)	47
9	References	48
Revisi	ion history	49



# 1 Abstract

This design guide for a fixed-frequency Flyback converter using Infineon's newest fifth-generation fixed-frequency PWM controller, ICE5xSAG, and CoolSET<sup>™</sup>, ICE5xRxxxAG.

The IC is optimized for off-line SMPS applications including home appliances/white goods, TVs, PCs, servers, Blu-ray players, set-top boxes and notebook adapters. The frequency reduction with soft gate-driving and frequency-jitter operation offers lower EMI and better efficiency between light and medium loads. The selectable entry/exit standby power Active Burst Mode (ABM) enables flexibility and low power consumption in standby mode with small and controllable output voltage ripple. The product has a wide operating range (10~25.5 V) of IC power supply and lower power consumption. The numerous protection functions with input LOVP give full protection to the power supply system in failure situations. All of these features make the ICE5xSAG/ICE5xRxxxxAG an outstanding PWM controller/CoolSET<sup>™</sup> for fixed-frequency Flyback converters.



# 2 Description

#### 2.1 List of features

- Integrated 700 V/ 800 V avalanche rugged CoolMOS™
- Enhanced ABM with selectable entry and exit standby power
- Digital frequency reduction for better overall system efficiency
- Fast start-up, achieved with cascode configuration
- Discontinuous Conduction Mode (DCM) and Continuous Conduction Mode (CCM) operation with slope compensation
- Frequency jitter and soft gate-driving for low EMI
- Built-in digital soft-start
- Cycle-to-cycle Peak Current Limitation (PCL)
- Integrated error amplifier to support direct feedback (FB) in a non-isolated Flyback converter
- Comprehensive protection with input LOVP, V<sub>cc</sub> OV, V<sub>cc</sub> Under Voltage (UV), over-load/open-loop, over-temperature and Current Sense (CS) short-to-GND
- All protections are in auto-restart mode
- Limited charging current for V<sub>cc</sub> short-to-GND
- Pb-free lead plating, halogen-free mold compound, RoHS compliant

## 2.2 Pin configuration and functionality

The pin configuration is shown in Figure 1 and the functions are described in Table 1.



Figure 1 Pin configuration



# Description

	Pin		Function			
ICE5xSAG	ICE5xSAG ICE5xRxxxAG		Function			
1	1	VIN	Input LOVP The VIN pin is connected to the bus via a resistor divider (see Figure 2) to sense the line voltage. Internally, it is connected to the LOV comparator, which will stop the switching when a LOVP condition occurs. To disable LOVP, connect this pin to GND.			
2	2	VERR	Error amplifier The VERR pin is internally connected to the transconductance error amplifier for non-isolated Flyback applications. Connect this pin to GND for isolated Flyback applications.			
3	3	FB	FB and ABM entry/exit control The FB pin combines the functions of FB control, selectable burst entry/exit control and over-load/open-loop protection.			
4	4	CS	CS The CS pin is connected to the shunt resistor for the primary current sensing externally and to the PWM signal generator block for switch-off determination (together with the FB voltage) internally. CS short-to- GND protection is also sensed via this pin.			
5	-	SOURCE	Source The SOURCE pin is connected to the source of the external power MOSFET (see Figure 2), which is in series with the internal low-side MOSFET and internal $V_{cc}$ diode D.			
-	5, 6, 7, 8	DRAIN	Drain (drain of integrated CoolMOS™) The DRAIN pin is connected to the drain of the integrated CoolMOS™.			
-	9	NC	No connection			
6	10	GATE	Gate driver output The GATE pin is connected to the gate of the power MOSFET, and a pull- up resistor is connected from the bus voltage to turn on the power MOSFET for charging up the V <sub>cc</sub> capacitor during start-up.			
7	11	V <sub>cc</sub>	$V_{cc}$ (positive voltage supply) The $V_{cc}$ pin is the positive voltage supply to the IC. The operating range is between $V_{vcc_{OFF}}$ and $V_{vcc_{OVP}}$ .			
8	12	GND	Ground The GND pin is the common ground of the controller.			

#### Table 1Pin definitions and functions



# 3 Overview of fixed-frequency Flyback converter

Figure 2 and Figure 3 show the typical application of ICE5xSAG and ICE5xRxxxxAG in an isolated fixed-frequency Flyback converter using TL431 and an optocoupler.

Figure 4 and Figure 5 show the typical application of ICE5xSAG and ICE5xRxxxxAG in a non-isolated fixed-frequency Flyback converter using an integrated error amplifier.



#### 2 Typical application of the PWM controller in an isolated fixed-frequency Flyback converter using TL431 and an optocoupler



# Figure 3 Typical application of the CoolSET<sup>™</sup> in an isolated fixed-frequency Flyback converter using TL431 and an optocoupler



Design Guide - ICE5xSAG and ICE5xRxxxAG Overview of fixed-frequency Flyback converter



integrated error amplifier



Figure 5 Typical application of the CoolSET<sup>™</sup> in a non-isolated Flyback converter using an integrated error amplifier



# 4 Functional description and component design

# 4.1 V<sub>cc</sub> pre-charging and typical V<sub>cc</sub> voltage during start-up

When AC-line input voltage is applied, a rectified voltage appears across the capacitor  $C_{bus}$  (see Figure 2). The pull-up resistor  $R_{StartUp}$  provides a current to charge the  $C_{iss}$  (input capacitance) of the power MOSFET, generating one voltage level. If the voltage across  $C_{iss}$  is sufficiently high, the power MOSFET will turn on and the  $V_{cc}$  capacitor will be charged through primary inductance of transformer  $L_P$ , the power MOSFET and the internal diode with two steps of constant current source  $I_{VCC\_Charge1}^1$  and  $I_{VCC\_Charge3}^1$ .

A very small constant current source  $(I_{vcc\_charge1})$  charges the  $V_{cc}$  capacitor until  $V_{cc}$  reaches  $V_{vcc\_scP}$  to protect the controller from a  $V_{cc}$  pin short-to-GND during start-up. After this, the second step constant current source  $(I_{vcc\_charge3})$  is provided to further charge the  $V_{cc}$  capacitor, until  $V_{cc}$  exceeds the turn-on threshold  $V_{vcc\_oN}$ . As shown in Phase I in Figure 6, the  $V_{cc}$  voltage increases almost linearly, with two steps.

Note:

The recommended typical value for  $R_{startUp}$  is 50 M $\Omega$  (20 M $\Omega$ ~100 M $\Omega$ ).  $R_{startUp}$  value is directly proportional to t<sub>startUp</sub> and inversely proportional to no-load standby power.



Figure 6 V<sub>cc</sub> voltage and current at start-up

The time taken for the  $V_{cc}$  pre-charging can then be approximated as:

$$t_{\text{StartUp}} = t_{\text{A}} + t_{\text{B}} = \frac{V_{VCC\_SCP} \cdot C_{VCC}}{I_{VCC\_Charge1}} + \frac{(V_{VCC\_ON} - V_{VCC\_SCP}) \cdot C_{VCC}}{I_{VCC\_Charge3}}$$
(Eq 201)

 $<sup>^1</sup>$  Ivcc\_ charge1/2/3 is charging current from the controller to the Vcc capacitor during start-up

# Fifth-Generation Fixed-Frequency Design Guide Design Guide - ICE5xSAG and ICE5xRxxxxAG

Functional description and component design

where	$V_{VCC\_SCP}$	: $V_{cc}\ short\ circuit\ protection\ voltage$
	C <sub>vcc</sub>	: V <sub>cc</sub> capacitor
	V <sub>VCC_ON</sub>	: V <sub>cc</sub> turn-on threshold voltage
	$I_{VCC\_Charge1}$	: V <sub>cc</sub> charge current 1
	I <sub>VCC_Charge3</sub>	: V <sub>cc</sub> charge current 3

: soft-start time

When the V<sub>cc</sub> voltage exceeds the V<sub>Vcc\_ON</sub> at time t<sub>1</sub>, the IC begins to operate with a soft-start. Due to power consumption of the IC and the fact that there is still no energy from the auxiliary winding to charge the V<sub>cc</sub> capacitor before the output voltage is built up, the V<sub>cc</sub> voltage drops (Phase II). Once the output voltage rises close to regulation, the auxiliary winding starts to charge the V<sub>cc</sub> capacitor from the time t<sub>2</sub> onward, delivering the power to the IC. The V<sub>cc</sub> will then reach a constant value depending on output load.

#### 4.1.1 V<sub>cc</sub> capacitor

Since there is a  $V_{cc}$  UV protection, the  $V_{cc}$  capacitor should be selected to be large enough to ensure that enough energy is stored in the  $V_{cc}$  capacitor so that the  $V_{cc}$  voltage will not drop below the  $V_{cc}$  UV protection threshold  $V_{VCC_OFF}$  before the auxiliary power kicks in. Therefore, the minimum capacitance should fulfill the following requirement:

$C_{VCC} > \frac{I_{VCC\_Chan}}{V_{VCC\_ON}} -$	$r_{ge3} \times t_{ss}$ - $V_{VCC_OFF}$	(Eq 202)
where C <sub>vcc</sub>	: V <sub>cc</sub> capacitor	
I <sub>VCC_Charge3</sub>	: V <sub>cc</sub> charge current 3	

During ABM condition where the auxiliary winding cannot provide enough power to supply the IC because of the burst switching, the  $V_{cc}$  voltage may drop below the  $V_{vcc_OFF}$ . Therefore the capacitance needs to be increased, as the calculation above may not be enough.

#### 4.2 Soft-start

 $t_{ss}$ 

After the supply voltage of the IC exceeds 16 V, which corresponds to  $t_1$  of Figure 6, the IC starts switching with a soft-start. The soft-start implemented is a digital time-based function. The preset soft-start time is  $t_{SS}$  (12 ms) with four steps (see Figure 7). If not limited by other functions, the peak voltage on the CS pin will increase incrementally from 0.3 V to  $V_{CS_N}$  (0.8 V). The normal FB loop will take over the control when the output voltage reaches its regulated value.





Functional description and component design





#### 4.3 Normal operation

During normal operation the PWM controller consists of a digital signal processing circuit, including regulation control, and an analog circuit, including a current measurement unit and a comparator. Details of normal operation are illustrated in the following paragraphs.

#### 4.3.1 PWM operation and peak current mode control



Figure 8 **PWM block** 

#### Switch-on determination 4.3.1.1

The power MOSFET turn-on is synchronized with the internal oscillator, with a switching frequency f<sub>sw</sub> that corresponds to the voltage level V<sub>FB</sub> (see Figure 10).

#### Switch-off determination 4.3.1.2

In peak current mode control, the PWM comparator monitors voltage V<sub>1</sub> (see Figure 8), which is the representation of the instantaneous current of the power MOSFET. When V<sub>1</sub> exceeds V<sub>FB</sub>, the PWM comparator sends a signal to switch off the gate of the power MOSFET. Therefore, the peak current of the power MOSFET is controlled by the FB voltage V<sub>FB</sub> (see Error! Reference source not found.).



At switch-on transient of the power MOSFET, a voltage spike across  $R_{CS}$  can cause  $V_1$  to increase and exceed  $V_{FB}$ . To avoid a false switch-off, the IC has a blanking time  $t_{CS\_LEB}$  before detecting the voltage across  $R_{CS}$  to mask the voltage spike. Therefore, the minimum turn-on time of the power MOSFET is  $t_{CS\_LEB}$ .

If the voltage level at V<sub>1</sub> takes a long time to exceed  $V_{FB}$ , the IC will implement a maximum duty cycle control to force the power MOSFET to switch off when  $D_{MAX} = 0.75$ .



Figure 9 PWM

#### 4.3.2 Current sensing

The power MOSFET current generates a voltage  $V_{CS}$  across the CS resistor  $R_{CS}$  connected between the CS pin and the GND pin.  $V_{CS}$  is amplified with gain  $G_{PWM}$ , then added with an offset  $V_{PWM}$  to become  $V_1$ , as described below.

$V_{\rm CS} =$	$I_{\rm D} \times R_{\rm C}$	S	(Eq 203)
$V_1 =$	V <sub>CS</sub> * G <sub>P</sub>	$P_{\rm WM} + V_{\rm PWM}$	(Eq 204)
where	$V_{\text{cs}}$	: CS pin voltage	
	I <sub>D</sub>	: power MOSFET current	
	R <sub>cs</sub>	: resistance of the CS resistor	
	$V_1$	: voltage level compared to $V_{\mbox{\tiny FB}}$ as described in section 4.3.1.2	
	$G_{PWM}$	: PWM-OP gain	
	$V_{PWM}$	: offset for voltage ramp	



#### 4.3.3 Frequency reduction

Frequency reduction is implemented to achieve better efficiency at light load. At light load, the reduced switching frequency f<sub>sw</sub> improves efficiency by reducing the switching losses.

When load decreases,  $V_{FB}$  decreases as well.  $f_{SW}$  is dependent on the  $V_{FB}$  as shown in Figure 10. Therefore,  $f_{SW}$  decreases as the load decreases.

Typically,  $f_{SW}$  at high load is 100 kHz/125 kHz and starts to decrease at  $V_{FB}$  = 1.7 V. There is no further frequency reduction once it reaches the  $f_{OSCX\_MIN}$  even the load is further reduced.



Figure 10 Frequency reduction curve

#### 4.3.4 Slope compensation

In CCM operation, a duty cycle greater than 50 percent may generate a sub-harmonic oscillation. A small perturbation on the transformer flux  $\varphi$  can result in loop instability where the system cannot auto-correct itself, as can be seen in the figure below right, where  $\Delta \varphi_2$  is greater than  $\Delta \varphi_1$ .  $\Delta \varphi_2$  should be less than  $\Delta \varphi_1$  for a system to be stable (figure below left). DCM operation is more stable, as the transformer flux always goes to zero.





#### Figure 11 Perturbed transformer charging and discharging flux (black line stabilized transformer flux)

ICE5xSAG/ICE5xRxxxxAG can operate in CCM. To avoid the sub-harmonic oscillation, slope compensation is added to  $V_{cs}$  when the gate of the power MOSFET is turned on for more than 40 percent of the switching cycle period. The relationship between  $V_{FB}$  and the  $V_{cs}$  for CCM operation is described in the equation below:

$$V_{\rm FB} = V_{\rm CS} * G_{\rm PWM} + V_{\rm PWM} + M_{\rm COMP} * (T_{\rm ON} - 40\% * T_{\rm PERIOD})$$
(Eq 205)

where  $T_{ON}$  : gate turn-on time of the power MOSFET

 $M_{COMP}$  : slope compensation rate

T<sub>PERIOD</sub> : switching cycle period

As a result of slope compensation,  $\Delta \phi_2$  is reduced to smaller than  $\Delta \phi_1$ , and therefore the system is able to stabilize itself as shown in the figure below.



Figure 12 Perturbed transformer current with slope compensation

The slope compensation circuit is disabled and no slope compensation is added to the  $V_{\text{cs}}$  pin during ABM to save on power consumption.

### 4.3.5 Oscillator and frequency jittering

The oscillator generates a frequency of 100 kHz/125 kHz with frequency jittering of  $\pm 4$  percent at a jittering period of T<sub>JITTER</sub> (4 ms). The frequency jittering helps to reduce conducted EMI.

A capacitor, current source and current sink which determine the frequency are integrated. The charging and discharging current of the implemented oscillator capacitor are internally trimmed in order to achieve a highly accurate switching frequency.

Once the soft-start period is over and when the IC goes into normal operating mode, the frequency jittering is enabled. There is also frequency jittering during frequency reduction.

### 4.3.6 Modulated gate drive

The drive stage is optimized for EMI consideration. The switch-on speed is slowed down before it reaches the power MOSFET turn-on threshold. There is a slope control on the rising edge at the output of the driver (see Figure 13). In this way the leading switch spike during turn-on is minimized.



The gate drive is 10 V (V<sub>GATE\_HIGH</sub>), which is good enough for most of the available power MOSFETs. For a 1 nF load capacitance, the typical values of rise time and fall time are 117 ns and 27 ns respectively.

A gate resistor can be used to adjust the switch-on speed of the MOSFET. To speed up the switch-off, the gate resistor can be anti-paralleled with an ultrafast diode. To avoid the gate-drive oscillation on the power MOSFET, it is recommended to minimize the PCB loop. These suggestions are not applicable to CoolSET<sup>™</sup>, as the power MOSFET is already integrated with the controller and adjusted for optimized operation.



Figure 13 Gate – rising waveform

Attention: Do not add a gate discharge resistor on the gate of the power MOSFET or the GATE pin in ICE5xSAG/ICE5xRxxxAG applications. The discharge resistor together with the R<sub>startUp</sub> forms a voltage divider. With the high ratio of the resistance of R<sub>startUp</sub> with discharge resistor, the gate voltage of the power MOSFET may not be enough turn it on and charge the V<sub>cc</sub> to exceed V<sub>VCC\_ON</sub>. Similarly, connecting a voltage probe on the GATE pin even with CoolSET<sup>™</sup> may result in a nonstart-up or a longer start-up time, depending on the probe resistance.

### 4.4 Peak Current Limitation (PCL)

There is a cycle-by-cycle Peak Current Limitation (PCL) realized by the current limit comparator to provide primary Over Current Protection (OCP). The primary current generates a voltage  $V_{cs}$  across the CS resistor  $R_{cs}$  connected between the CS pin and the GND pin. If the voltage  $V_{cs}$  exceeds an internal voltage limit  $V_{CS_N}$ , the comparator immediately turns off the gate drive.

The primary peak current I<sub>PEAK\_PRI</sub> can be calculated as below:

$$I_{\rm PEAK\_PRI} = V_{\rm CS\_N}/R_{\rm CS}$$

where IPEAK\_PRI : maximum peak current in the primary

 $V_{CS_N}$  : threshold voltage for the PCL

 $R_{cs}$  : resistance of the CS resistor

To avoid mis-triggering caused by MOSFET switch-on transient voltage spikes, a Leading Edge Blanking (LEB) time ( $t_{CS\_LEB}$ ) is integrated into the current sensing path.

Note: In case of high switch-on noise at the CS pin, the IC may switch off immediately after the LEB time, especially at light-load high-line conditions. To avoid this, a noise-filtering ceramic capacitor (e.g. 100 pF~100 nF) can be added across the CS pin and the GND pin.

(Eq 206)



#### 4.4.1 Propagation delay compensation

In case of OC detection, there is always a propagation delay from sensing the  $V_{CS}$  to switching off the power MOSFET. An overshoot on the peak current  $I_{peak}$  caused by the delay depends on the ratio of dI/dt of the primary current (see Figure 14).



Figure 14 Current limiting

The overshoot of Signal2 is larger than Signal1 due to the steeper rising waveform. This change in the slope depends on the AC input voltage. Propagation delay compensation is integrated to reduce the overshoot due to dl/dt of the rising primary current. Thus the propagation delay time between exceeding the CS threshold  $V_{CS_N}$  and the switching off of the power MOSFET is compensated over a wide bus voltage range. Current limiting becomes more accurate, which will result in a minimum difference of over-load protection triggering power between low and high AC-line input voltage.

Under CCM operation, the same  $V_{CS}$  does not result in the same power. In order to achieve a close over-load triggering level for CCM, ICE5xSAG/ICE5xRxxxAG has implemented a two-curve compensation, as shown in Figure 15. One of the curves is used for  $T_{ON}$  greater than 0.40 duty cycle and the other is for  $T_{ON}$  lower than 0.40 duty cycle.



Figure 15 Dynamic voltage threshold  $V_{CS_N}$ 



#### Functional description and component design

Similarly, the same concept of propagation delay compensation is also implemented in ABM at a reduced level. With this implementation, the entry and exit burst mode power can remain close between low and high AC-line input voltage.

#### 4.5 ABM with selectable power level

At light load, the IC enters ABM operation to minimize power consumption. Details of ABM operation are explained in the following paragraphs.

### 4.5.1 Entering ABM operation

The system will enter ABM operation when two conditions are met:

- the FB voltage is lower than the threshold of V<sub>FB\_EBLP</sub>/V<sub>FB\_EBHP</sub> depending on burst configuration option set-up;
- and a certain blanking time  $t_{\mbox{\tiny FB\_BEB}}.$

Once both of these conditions are fulfilled, the ABM flip-flop is set and the controller enters ABM operation. This dual-condition determination for entering ABM operation prevents mis-triggering of ABM, so that the controller enters ABM operation only when the output power is really low.

The threshold power to enter burst mode can be determined using the equation below.

$$P_{\text{enter\_burst}} = \frac{1}{2} \cdot L_p \cdot f_{OSCx\_MIN} \cdot \left(\frac{V_{FB\_EBxP} - V_{PWM}}{R_{CS} \cdot G_{PWM}}\right)^2$$
(Eq 207)

where  $L_P$  : primary inductance

 $f_{\text{OSCx}\_\text{MIN}}: minimum \ switching \ frequency$ 

 $V_{FB\_EBxP}$  :  $V_{FB}$  entering ABM

The burst power as a ratio to the maximum input power  $P_{IN\_Max}$  can be expressed in the equation below.

$$\frac{P_{enter\_burst}}{P_{IN\_Max}} = \frac{f_{OSCx\_MIN}}{f_{OSCx}} \cdot \left(\frac{V_{FB\_EBxP} - V_{PWM}}{V_{CS\_N} \cdot G_{PWM}}\right)^2$$
(Eq 208)

### 4.5.2 During ABM operation

After entering ABM, the PWM section will be inactive, making the  $V_{OUT}$  start to decrease. As the  $V_{OUT}$  decreases,  $V_{FB}$  rises. Once  $V_{FB}$  exceeds  $V_{FB\_BOn}$ , the internal circuit is again activated by the internal bias to start the switching.

If the PWM is still operating and the output load is still low,  $V_{OUT}$  increases and the  $V_{FB}$  signal starts to decrease. When  $V_{FB}$  reaches the low threshold  $V_{FB_BOFF}$ , the internal bias is reset again and the PWM section is disabled, with no switching until  $V_{FB}$  increases and once again exceeds the  $V_{FB_BOF}$  threshold.

In ABM,  $V_{FB}$  is like a sawtooth waveform swinging between  $V_{FB_BOff}$  and  $V_{FB_BOn}$ , as shown in Figure 16.

During ABM, the switching frequency  $f_{OSCx\_ABM}$  is 83 kHz for the 100 kHz version and 103 kHz for the 125 kHz version of the IC. The peak current  $I_{PEAK\_ABM}$  of the power MOSFET is defined by:

$$I_{\rm PEAK\_ABM} = V_{\rm CS\_BxP}/R_{\rm CS}$$

where  $V_{CS\_BxP}$  is the PCL in ABM

Design Guide



(Eq 210)

Design Guide - ICE5xSAG and ICE5xRxxxAG Functional description and component design

# 4.5.3 Leaving ABM operation

The FB voltage immediately increases if there is a sudden increase in the output load. When  $V_{FB}$  exceeds  $V_{FB_{LB}}$ , it will leave ABM and the PCL threshold voltage will return back to  $V_{CS_N}$  immediately.

The power on leaving ABM can be determined using the equation below.

$$P_{\text{leave\_burst}} = \frac{1}{2} \cdot L_p \cdot f_{OSCx\_ABM} \cdot \left(\frac{V_{CS\_BxP}}{R_{CS}}\right)^2$$

where  $f_{OSCx\_ABM}$  : ABM switching frequency

 $V_{CS\_BxP} \quad : PCL \ in \ ABM$ 

Therefore, the ratio of the power on leaving ABM to maximum input power can be determined using the equation below.

$$\frac{P_{leave\_burst}}{P_{IN\_Max}} = \frac{f_{OSCx\_ABM}}{f_{OSCx}} \cdot \left(\frac{V_{CS\_BxP}}{V_{CS\_N}}\right)^2$$
(Eq 211)



Functional description and component design





### 4.5.4 ABM configuration

The burst mode entry level can be selected by changing the resistance  $R_{sel}$  at the FB pin. There are three configuration options depending on  $R_{sel}$ , which corresponds to the options of no ABM (Option 1), low range of ABM power (Option 2) and high range of ABM power (Option 3). The table below shows the control logic for the entry and exit levels with the FB voltage.



. . . .

				En	try level	Exit level	
Option	R <sub>sel</sub>	V <sub>FB</sub>	V <sub>CS_BxP</sub>	$V_{FB\_EBxP}$	Percentage of P <sub>IN_Max</sub>	$V_{FB\_LB}$	Percentage of P <sub>IN_Max</sub>
1	< 470 kΩ	$V_{FB} < V_{FB_P_BIAS1}$	-	-	No ABM	_	No ABM
2	720~790 kΩ	$V_{FB_P_BIAS1} < V_{FB} < V_{FB_P_BIAS2}$	0.22 V	0.93 V	~3 %	2.73 V	~6.2 %
3 (default)	>1210 kΩ	$V_{FB} > V_{FB_P_BIAS2}$	0.27 V	1.03 V	~4.5 %	2.73 V	~9.4 %

Table 2ABM configuration option set-up

 $\mathsf{P}_{\mathsf{IN}\_Max}$  is the input power before the over-load protection is triggered.

During start-up of the IC, the controller presets the ABM selection to Option 3, the FB resistor ( $R_{FB}$ ) is turned off by internal switch S2 (see Figure 17) and a current source  $I_{sel}$  is turned on instead. From  $V_{CC}$  = 4.44 V to the  $V_{CC}$  onthreshold, the FB pin will start to charge resistor  $R_{sel}$  with current  $I_{sel}$  to a certain voltage level. When  $V_{CC}$  reaches the  $V_{CC}$  on-threshold, the FB voltage is sensed. The burst mode option is then chosen according to the FB voltage level. After finishing the selection, any change on the FB level will not change the burst mode option, and the current source ( $I_{sel}$ ) is turned off while the FB resistor ( $R_{FB}$ ) is connected back to the circuit.



Figure 17 ABM detect and adjust

## 4.6 Non-isolated/isolated configuration

ICE5xSAG/ICE5xRxxxAG has a VERR pin, which is connected to the input of an integrated error amplifier to support non-isolated Flyback application (see Figure 4 and Figure 5). When the  $V_{cc}$  is charging and before reaching the  $V_{cc}$  on-threshold, a current source  $I_{ERR_P_BIAS}$  from the VERR pin together with  $R_{F1}$  and  $R_{F2}$  will generate a voltage across it. If the VERR voltage is more than  $V_{ERR_P_BIAS}$  (0.2 V), non-isolated configuration is selected; otherwise, isolated configuration is selected. In isolated configuration, the error amplifier output is disconnected from the FB pin.

Connect the VERR pin to GND if an error amplifier is not used or if isolated configuration is selected.

### 4.6.1 Non-isolated FB

In case of non-isolated configuration (refer to Figure 4 and Figure 5), the voltage divider  $R_{F1}$  and  $R_{F2}$  is used to sense the output voltage and compared with the internal reference voltage  $V_{ERR\_REF}$ . The difference between the sensed voltage and the reference voltage is converted as an output current by the error amplifier. The output

# Fifth-Generation Fixed-Frequency Design Guide Design Guide - ICE5xSAG and ICE5xRxxxxAG



#### Functional description and component design

current will charge/discharge the resistor and capacitor network connected at the FB pin for the loop compensation.

To properly detect a non-isolated configuration, the minimum resistance for the parallel combination of resistors  $R_{F1}$  and  $R_{F2}$  is calculated below:

 $R_{F1//F2} \ge V_{ERR_P\_BIAS\_max} / I_{ERR_P\_BIAS\_min} = 0.24V / 9.5 \mu A = 25.3 \, k\Omega \tag{Eq 212}$ 

where  $R_{F1/\!/F2}$  : parallel combination of  $R_{F1}$  and  $R_{F2}$ 

 $V_{ERR_P\_BIAS\_max}$  : maximum voltage for error amplifier mode

 $I_{\text{ERR}\_P\_\text{BIAS}\_\text{min}} \qquad : \text{minimum bias current for error amplifier mode}$ 

The output voltage  $V_{P1}$  (see Figure 4) is set by  $R_{F1}$  and  $R_{F2}$  using the equation below:

$$R_{F2} = R_{F1} \cdot \left(\frac{V_{P1}}{V_{ERR\_REF}} - 1\right) \tag{Eq 213}$$

where  $R_{F1}$  and  $R_{F2}$  : voltage divider resistors

V<sub>P1</sub> : output voltage

V<sub>ERR\_REF</sub> : error amplifier reference voltage

#### 4.6.2 Isolated FB

In isolated configuration, the output is usually sensed by a TL431, and the output is fed to the FB pin by the optocoupler (see Figure 18). Inside the IC, the FB pin is connected to a ( $V_{REF}$ ) 3.3 V reference voltage through an internal pull-up resistor  $R_{FB}$ . Outside the IC, this pin is connected to the collector of the optocoupler. Normally, a ceramic capacitor  $C_{FB}$ , e.g. 1 nF, can be placed between this pin and GND to filter out noise.



Figure 18 FB circuit for isolated configuration

The output voltage  $V_{01}$  (see Figure 18) is set by  $R_{0VS1}$  and  $R_{0VS2}$  using the equation below:

$$R_{OVS1} = R_{OVS2} \left( \frac{V_{O1}}{V_{REF_TL}} - 1 \right)$$
(Eq 214)

#### Functional description and component design

infineon

where  $R_{OVS1}$  and  $R_{OVS2}$  : voltage divider resistors

V<sub>01</sub> : output voltage

V<sub>REF\_TL</sub> : TL431 reference voltage

#### 4.7 Protection functions

The ICE5xSAG/ICE5xRxxxAG provides numerous protection functions that considerably improve the power supply system robustness, safety and reliability. The following table summarizes these protection functions and the corresponding protection mode, whether non-switch auto-restart, auto-restart or odd-skip auto-restart. Refer to Figure 19, Figure 20 and Figure 21 for the waveform illustration of the protection modes.

Protection functions Normal mode		Burst	t mode	Protection mode
		Burst ON	Burst OFF	
LOVP		$\checkmark$	$\checkmark$	Non-switch auto-restart
V <sub>cc</sub> OV			$NA^1$	Odd-skip auto-restart
V <sub>cc</sub> UV				Auto-restart
Over-load/open-loop		NA <sup>1</sup>	NA <sup>1</sup>	Odd-skip auto-restart
Over-temperature		$\checkmark$		Non-switch auto-restart
CS short-to-GND		$\checkmark$	NA <sup>1</sup>	Odd-skip auto-restart
V <sub>cc</sub> short to GNDshort- to-GND				No start-up

#### Table 3Protection functions

#### 4.7.1 LOVP

The input LOVP is detected by sensing the bus capacitor voltage through the VIN pin via voltage divider resistors  $R_{l1}$  and  $R_{l2}$  (Figure 2). Once the  $V_{VIN}$  voltage is higher than the the LOV threshold ( $V_{VIN\_LOVP}$ ), the controller enters protection mode until  $V_{VIN}$  is lower than  $V_{VIN\_LOVP}$ . This protection can be disabled by connecting the VIN pin to GND.

During LOVP, there is no MOSFET switching and  $V_{VIN}$  is always monitored in every restart cycle. The sensing resistors (see Figure 2, Figure 3, Figure 4 and Figure 5)  $R_{I1}$  and  $R_{I2}$  can be calculated as in the equation below.

$$R_{I2} = \frac{R_{I1} \times V_{VIN\_LOVP}}{(V_{Line\_OVP\_AC} \times \sqrt{2}) - V_{VIN\_LOVP}}$$
  
where R<sub>11</sub> : high-side line input sensing resistor (typ. 9 MΩ)

R<sub>12</sub> : low-side line input sensing resistor

V<sub>VIN LOVP</sub> : LOV threshold (typ. 2.85 V)

V<sub>LINE\_OVP\_AC</sub> : user-defined LOV (V<sub>AC</sub>) for the system

(Eq 215)

<sup>&</sup>lt;sup>1</sup> Not applicable



#### 4.7.2 V<sub>cc</sub> OV/UV

During operation, the V<sub>cc</sub> voltage is continuously monitored. If V<sub>cc</sub> is either below V<sub>VcC\_OFF</sub> for 50  $\mu$ s (t<sub>VcC\_OFF\_B</sub>) or above V<sub>VcC\_OVP</sub> for 55  $\mu$ s (t<sub>VcC\_OVP\_B</sub>), the power MOSFET is kept switched off. After the V<sub>cc</sub> voltage falls below the threshold V<sub>VcCoff</sub>, the new start-up sequence is activated. The V<sub>cc</sub> capacitor is then charged up. Once the voltage exceeds the threshold V<sub>VcC\_ON</sub>, the IC begins to operate with a new soft-start.

#### 4.7.3 Over-load/open-loop

In case of open control-loop or output over-load, the FB voltage will be pulled up. When  $V_{FB}$  exceeds  $V_{FB_OLP}$  after a blanking time of  $t_{FB_OLP_B}$ , the IC enters odd-skip auto-restart mode. The blanking time enables the converter to provide peak power in case the increase in  $V_{FB}$  is due to a sudden load increase.

#### 4.7.4 Over-temperature

If the junction temperature of the controller exceeds T<sub>jcon\_OTP</sub>, the IC enters Over Temperature Protection (OTP) in auto-restart mode. The IC is also implemented with a 40°C hysteresis. That means the IC can only be recovered from OTP when the controller junction temperature drops 40°C lower than the OT trigger point.

#### 4.7.5 CS short-to-GND

If the voltage at the CS pin is lower than the preset threshold  $V_{CS\_STG}$  with a certain blanking time  $t_{CS\_STG\_B}$  for three consecutive pulses during the on-time of the power switch, the IC enters CS short-to-GND protection.

#### 4.7.6 V<sub>cc</sub> short-to-GND

To limit the power dissipation of the start-up circuit at  $V_{cc}$  short-to-GND, the  $V_{cc}$  charging current is limited to a minimum level of  $I_{VCC\_Charge1}$ . With such low current, the power loss of the IC is limited to prevent over-heating.



#### 4.7.7 Protection modes

All the protections are in auto-restart mode with a new soft-start sequence. The three auto-restart modes are illustrated in the following figures.



Figure 19 Non-switch auto-restart mode













Typical application circuit

# 5 Typical application circuit

A 60 W single-output demo board with ICE5GSAG and 14.5 W demo board with ICE5AR4770AG are shown below.







lı 🖁 101**G**Z ISIOZ S +ISV R <u>+5</u>V R +||-5513 -||+ ©103 8 151 --||± crss -+ ci 03 25 RIO4 R154 RIOI RISI DISID R103 TRANS-ICE5AR4770AG **R153** CI51 CIO C154 CIQ Ē -BII 9 • el e -lı-Ş з¥ 018 ā ΰ RSB IJ ည ฒ 90 2 L'A SO VERR С 臣 N Drain Drain IJ GATE Drain Drain VCC R Я 5 -l+ 11 م 9 12 많 Ct | Iaz 9X 83 R2A RJB R2C ╀₀ -ll·g ZVS 85~300Vac Line OVP = 320Vac яія 8= 8 4 П ē **VI**8



Ŀ



PCB layout recommendation

# 6 PCB layout recommendation

In an SMPS, the PCB layout is crucial to a successful design. Below are some recommendations (see Figure 22).

- Minimize the loop with pulse share current or voltage; examples are the loop formed by the bus voltage source, primary winding, main power switch (Q1 in the controller or power switch CoolMOS<sup>™</sup> inside the CoolSET<sup>™</sup>) and CS resistor or the loop consisting of the secondary winding, output diode and output capacitor, or the loop of the V<sub>cc</sub> power supply.
- 2. Star the ground at the bulk capacitor C1: all primary grounds should be connected to the ground of the bulk capacitor C1 separately at one point. This can reduce the switching noise entering the sensitive pins of the CoolSET<sup>™</sup> device. The primary star ground can be split into four groups as follows:
  - i. Combine signal (all small-signal grounds connecting to the controller/CoolSET<sup>™</sup> GND pin such as the filter capacitor ground C4, C5, C11 and optocoupler ground) and power ground (CS resistor R10A and R10B).
  - ii. V<sub>cc</sub> ground includes the V<sub>cc</sub> capacitor C3 ground and the auxiliary winding ground, pin 2 of the power transformer.
  - iii. EMI return ground includes the Y capacitor CY1.
  - iv. DC ground from the bridge rectifier BR1.
- 3. Place the filter capacitor close to the controller ground: filter capacitors C4, C5 and C11 should be placed as close to the controller ground and the controller pin as possible so as to reduce the switching noise coupled into the controller.
- 4. HV traces clearance: HV traces should maintain sufficient spacing to the nearby traces. Otherwise, arcing could occur.
  - i. 400 V traces (positive rail of bulk capacitor C1) to nearby traces: > 2.0 mm
  - ii. 700/800 V traces {drain pin of power switch (Q1 in the controller and DRAIN pin of CoolSET<sup>™</sup> IC1 [see Figure 23])} to nearby traces: > 3 mm
- 5. Recommended minimum of 232 mm<sup>2</sup> copper area at the DRAIN pin to add to the PCB for better thermal performance of the CoolSET<sup>™</sup>.

7



# Output power of fifth-generation fixed-frequency ICs

Table 4	le 4 Output power of fifth-generation fixed-frequency controller								
Туре	Package	Marking	f <sub>sw</sub>	220 V AC ±20 % at DCM <sup>1</sup>	85–300 V AC at DCM <sup>1</sup>	85–300 V AC at CCM <sup>1</sup>			
ICE5ASAG	PG-DSO-8	5ASAG	100 kHz	108 W	60 W	66 W			
ICE5GSAG	PG-DSO-8	5GSAG	125 kHz	108 W	60 W	66 W			

Table 5	Output power of fifth-generation fixed-frequency CoolSET™

		0		•				
Туре	Package	Marking	Vds	fsw	R <sub>DSon</sub> <sup>2</sup>	220 V AC ±20 % at DCM <sup>1</sup>	85–300 V AC at DCM <sup>1</sup>	85–300 V AC at CCM <sup>1</sup>
ICE5AR4770AG	PG-DSO-12	5AR4770AG	700 V	100 kHz	4.73 Ω	27 W	15 W	16 W
ICE5GR4780AG	PG-DSO-12	5GR4780AG	800 V	125 kHz	4.13 Ω	27.5 W	15 W	16 W
ICE5GR2280AG	PG-DSO-12	5GR2280AG	800 V	125 kHz	2.13 Ω	41 W	23 W	24 W
ICE5GR1680AG	PG-DSO-12	5GR1680AG	800 V	125 kHz	1.53 Ω	48 W	27 W	28 W
ICE5AR0680AG	PG-DSO-12	5AR0680AG	800 V	100 kHz	0.71 Ω	68 W	40 W	42 W

The calculated output power curves showing typical output power against ambient temperature are shown below. The curves are derived based on an open-frame design at  $T_a = 50^{\circ}$ C,  $T_J = 125^{\circ}$ C (integrated HV MOSFET for CoolSET<sup>TM</sup>), using the minimum pin copper area in a 2 oz copper single-sided PCB and steady-state operation only (no design margins for abnormal operation modes are included). The output power figure is for selection purposes only. The actual power can vary depending on the specific design.

<sup>&</sup>lt;sup>1</sup> Calculated maximum output power rating in an open-frame design at T<sub>a</sub> = 50°C, T<sub>J</sub> = 125°C using minimum pin copper area in a 2 oz copper single-sided PCB. The output power figure is for selection purposes only. The actual power can vary depending on the particular design. Please contact a technical expert from Infineon for more information.

<sup>&</sup>lt;sup>2</sup> Typ. at  $T_J = 25^{\circ}C$  (inclusive of low-side MOSFET)



Output power of fifth-generation fixed-frequency ICs







Figure 25 Output power curve of ICE5AR4770AG



#### Output power of fifth-generation fixed-frequency ICs











Output power of fifth-generation fixed-frequency ICs







Figure 29 Output power curve of ICE5AR0680AG



Fifth-generation fixed-frequency FLYCAL design example

#### 8

# Fifth-generation fixed-frequency FLYCAL design example

A design example of a 14.5 W 15 V 5 V fixed-frequency non-isolated DCM Flyback converter with ICE5AR4770AG is shown below.

Define input parameters:		
Minimum AC input voltage:	V <sub>ACMin</sub>	85 V AC
Maximum AC input voltage:	V <sub>ACMax</sub>	330 V AC
Line frequency:	f <sub>AC</sub>	60 Hz
Bulk capacitor DC ripple voltage:	V <sub>DCRipple</sub>	27 V
Output voltage 1:	V <sub>Out1</sub>	15 V
Output current 1:	I <sub>Out1</sub>	0.83 A
Forward voltage of output diode 2:	V <sub>FOut1</sub>	0.6 V
Output ripple voltage 1:	$V_{\text{OutRipple1}}$	0.2 V
Output voltage 2:	V <sub>Out2</sub>	5 V
Output current 2:	I <sub>Out2</sub>	0.4 A
Forward voltage of output diode 2:	V <sub>FOut2</sub>	0.2 V
Output ripple voltage 2:	$V_{\text{OutRipple2}}$	0.2 V
Maximum output power:	P <sub>OutMax</sub>	17 W
Minimum output power:	P <sub>OutMin</sub>	1 W
Efficiency at V <sub>ACMin</sub> and P <sub>OutMax</sub> :	η	83 %
Reflection voltage:	V <sub>RSET</sub>	97.5 V
V <sub>cc</sub> voltage:	V <sub>Vcc</sub>	14 V
Forward voltage of V <sub>cc</sub> diode (D2):	V <sub>FVcc</sub>	0.6 V
Fifth-generation FF CoolSET™:	CoolSET™	ICE5AR4770AG
Switching frequency:	fs	100 kHz
Breakdown voltage:	V <sub>DSMax</sub>	700 V
Drain-to-source capacitance of MOSFET		
(including C <sub>o(er)</sub> of MOSFET):	C <sub>DS</sub>	7 pF
Effective output capacitance of MOSFET:		3.4 pF
Start-up resistor R <sub>StartUp</sub> (R2A, R2B, R2C):	$R_{StartUp}$	45 ΜΩ
Maximum ambient temperature:	Ta	50 °C

### 8.1 Pre-calculation

Output power of output 1:

 $\begin{array}{ll} P_{Out1} = V_{Out1} \cdot I_{Out1} & (Eq \ 001) & P_{Out1} = 15V \cdot 0.83A = 12.45W \\ \\ \text{Output power of output 2:} & (Eq \ 002) & P_{Out2} = 5V \cdot 0.4A = 2W \\ \\ \text{Nominal output power:} & P_{OutNom} = P_{Out1} + P_{Out2} & (Eq \ 003) & P_{OutNom} = 12.45W + 2W = 14.45W \end{array}$ 



Output power 1 load weight:

$$K_{L1} = P_{Out1} / P_{OutNom}$$
 (Eq 004)  $K_{L1} = 12.45W / 14.45W = 0.86$ 

Output power 2 load weight:

$$K_{L2} = P_{Out2} / P_{OutNom}$$
 (Eq 005)  $K_{L1} = 2W / 14.45W = 0.14$ 

Maximum input power:

$$P_{lnMax} = \frac{P_{OutMax}}{\eta}$$
 (Eq 006)  $P_{lnMax} = \frac{17W}{0.83} = 20.48W$ 

## 8.2 Input diode bridge (BR1)

Input RMS current:

Power factor 
$$\cos \varphi$$
 0.6  
 $I_{ACRMS} = \frac{P_{InMax}}{V_{ACMin} \cdot \cos \varphi}$  (Eq 007)  $I_{ACRMS} = \frac{20.48W}{85V \cdot 0.6} = 0.402A$ 

Maximum DC input voltage:

$$V_{DC \max PK} = V_{ACMax} \cdot \sqrt{2}$$
 (Eq 008)  $V_{DCMaxPk} = 330V \cdot \sqrt{2} = 466.7V$ 

#### 8.3 Input capacitor (C1)

Peak voltage at minimum AC input:

 $V_{DCMinPk} = V_{ACMin} \cdot \sqrt{2}$  (Eq 009)  $V_{DCMinPk} = 85V \cdot \sqrt{2} = 120.2V$ 

Minimum DC input voltage-based ripple voltage setting:

$$V_{DCMinSet} = V_{DCMinPk} - V_{DCRipple}$$
 (Eq 010)  $V_{DCMinSet} = 120.2V - 27V = 93.2V$ 

Discharging time at each half-line cycle:

$$T_{D} = \frac{1}{4 \cdot f_{AC}} \cdot \left(1 + \frac{\sin^{-1} \frac{V_{DCMinSet}}{V_{DCMinPk}}}{90}\right)$$
(Eq 011) 
$$T_{D} = \frac{1}{4 \cdot 60Hz} \cdot \left(1 + \frac{\sin^{-1} \frac{93.2V}{120.2V}}{90}\right) = 6.52ms$$

Required energy at discharging time of input capacitor:

$$W_{IN} = P_{INMax} \cdot T_D$$
 (Eq 012)  $W_{IN} = 20.48W \cdot 6.52ms = 0.13W \cdot s$ 

Calculated input capacitor:

$$C_{INCal} = \frac{2 \cdot W_{IN}}{V_{DCMinPk}^2 - V_{DCMinSet}^2}$$
(Eq 013)  $C_{INCal} = \frac{2 \cdot 0.13W \cdot s}{(120.2V)^2 - (93.2V)^2} = 46.35 \mu F$ 



#### Fifth-generation fixed-frequency FLYCAL design example

Alternatively, a rule of thumb for estimating the input capacitor may be applied based on maximum input power, as shown below:

<u>Input voltage</u>	<u>Factor</u>
115 V AC	2 μF/W
230 V AC	1 μF/W
85–265 V AC	2–3 μF/W

Applying the rule of thumb using the 2  $\mu\text{F/W}$  factor:

 $C_{INEst} = P_{INMax} \cdot factor$  (Eq 014)  $C_{INEst} = 20.48 \cdot 2\mu = 41\mu F$ 

Choose a capacitance greater than or equal to calculated (Eq 013) or estimated (Eq 014) value, whichever is greater. The voltage rating should be greater than or equal to the maximum DC input voltage.

Input capacitor  $C_{IN}$  47  $\mu$ F/500 V

Recalculation after input capacitor selection:

$$V_{DCMin} = \sqrt{V_{DCMinPk}^2 - \frac{2 \cdot W_{IN}}{C_{IN}}}$$
 (Eq 015) 
$$V_{DCMin} = \sqrt{(120.2V)^2 - \frac{2 \cdot 0.13W \cdot s}{47\mu F}} = 93.63V$$

*Note:* Special requirements for hold-up time, including cycle skip/drop-out, or other factors which affect the resulting minimum DC input voltage and capacitor discharging time is not considered above.



### 8.4 Transformer design (T1)



Figure 30 Typical waveforms of DCM operation

Maximum duty cycle:

$$D_{Max} = \frac{V_{RSET}}{V_{RSET} + V_{DCMin}}$$
(Eq 016)  $D_{Max} = \frac{97.5V}{97.5V + 93.63V} = 0.51$ 

Primary inductance:

$$L_{P} = \frac{(V_{DCMin} \times D_{Max})^{2}}{2 \times P_{InMax} \times f_{s} \times K_{RF}}$$
(Eq 017) 
$$L_{P} = \frac{(93.63V \times 0.51)^{2}}{2 \times 20.48W \times 100kHz \times 1} = 556.7 \,\mu H$$

Primary average current during turn-on:

$$I_{AV} = \frac{P_{InMax}}{V_{DCMin} \times D_{Max}}$$
(Eq 018) 
$$I_{AV} = \frac{20.48W}{93.63V \times 0.51} = 0.43A$$



Primary peak-to-peak current:

$$\Delta I = \frac{V_{DCMin} \times D_{Max}}{L_p \times f_s}$$
 (Eq 019) 
$$\Delta I = \frac{93.63V \times 0.51}{556.7\,\mu H \times 100 kHz} = 0.86A$$

Primary peak current:

$$I_{PMax} = I_{AV} + \frac{\Delta I}{2}$$
 (Eq 020)  $I_{PMax} = 0.43A + \frac{0.86A}{2} = 0.86A$ 

Primary valley current:

$$I_{Valley} = I_{PMax} - \Delta I$$
 (Eq 021)  $I_{Valley} = 0.86A - 0.86A = 0A$ 

Primary RMS current:

$$I_{PRMS} = \sqrt{[3 \times (I_{AV})^2 + (\frac{\Delta I}{2})^2] \times \frac{D \max}{3}} \qquad (Eq \ 022) \qquad I_{PRMS} = \sqrt{[3 \times (0.43)^2 + (\frac{0.86A}{2})^2] \times \frac{0.51}{3}} = 0.35A$$

.

Choose core type and bobbin from magnetics suppliers that can support the required power. Maximum flux density, typically from 200 mT to 400 mT, depends on the type of ferrite material. Below is the selected transformer material:

Core type	: E 20/10/6
Core material	: N87
Maximum flux density (B <sub>s</sub> )	: 390 mT at 100°C
Cross-sectional area (A <sub>e</sub> )	: 32 mm <sup>2</sup>
Bobbin width (BW)	: 11 mm
Winding cross-section $(A_N)$	: 34 mm <sup>2</sup>
Winding perimeter (l <sub>N</sub> )	: 41.2 mm

Set maximum flux density

200 mT

Calculate minimum primary number of turns:

$$N_{PCal} \ge \frac{I_{PMax} \cdot L_p}{B_{Max} \cdot A_e}$$
(Eq 023)
$$N_{PCal} \ge \frac{0.86A \times 556.7 \,\mu H}{200 m T \times 32 m m^2} = 74.6 T urns$$
Primary number of turns
$$N_P$$
78 turns

B<sub>MAX</sub>

Calculate secondary number of turns for  $V_{\mbox{\scriptsize Outl}}$  :

$$N_{S1Cal} = \frac{N_P \cdot (V_{Out1} + V_{FOut1})}{V_R}$$
(Eq 024) 
$$N_{S1Cal} = \frac{78Turns \times (15V + 0.6V)}{97.5V} = 12.48Turns$$
Secondary 1 number of turns N<sub>S1</sub> 12 turns

i.

Calculate secondary number of turns for V<sub>Out2</sub>:

$$N_{S2Cal} = \frac{N_P \cdot (V_{Out2} + V_{FOut2})}{V_R}$$
(Eq 025)
$$N_{S2Cal} = \frac{78Turns \times (5V + 0.2V)}{97.5V} = 4.16Turns$$
Secondary 2 number of turns
$$N_{S2}$$

$$4 \text{ turns}$$


Calculate number of turns for  $V_{CC}$ :

$$N_{VccCal} = \frac{N_P \cdot (V_{Vcc} + V_{FVcc})}{V_R}$$
(Eq 026)
$$N_{VccCal} = \frac{78Turns \times (14V + 0.6V)}{97.5V} = 11.7Turns$$
Auxiliary number of turns
$$N_{Vcc}$$
11 turns

Auxiliary supply voltage:

$$V_{VccCal} = (V_{Out1} + V_{FOut1}) \cdot N_{Vcc} / N_{S1} - V_{FVcc} \qquad \text{(Eq 027)} \quad V_{VccCal} = (15V + 0.6V) \cdot 11/12 - 0.6V = 13.7V$$

## 8.5 Post calculation

Primary to secondary 1 turns ratio:

$$N_{PS1} = N_P / N_{S1}$$
 (Eq 028)  $N_{PS1} = 78 turns / 12 turns = 6.5$ 

Primary to secondary 2 turns ratio:

 $N_{PS2} = N_P / N_{S2}$  (Eq 029)  $N_{PS2} = 78 turns / 4 turns = 19.5$ 

Post-calculated reflected voltage:

$$V_{RPost} = (V_{Out1} + V_{FOut1}) \cdot N_P / N_{S1}$$
 (Eq 030)  $V_{RPost} = (15V + 0.6V) \cdot 78/12 = 101.4V$ 

Post-calculated maximum duty cycle:

$$D_{MaxPost} = \frac{V_{RPost}}{V_{RPost} + V_{DCMin}}$$
(Eq 031)  $D_{MaxPost} = \frac{101.4V}{101.4V + 93.63V} = 0.52$ 

Duty cycle prime:

$$D'_{Max} = \frac{L_P \cdot f_s \cdot (I_{PMax} - I_{Valley})}{V_{RPost}}$$
(Eq 032) 
$$D'_{Max} = \frac{556.7 \,\mu H \cdot 100 k H_Z \cdot (0.86A - 0A)}{101.4V} = 0.47$$

i.

i.

Actual flux density:

$$B_{MaxAct} = \frac{L_P \cdot I_{PMax}}{N_P \cdot A_e}$$
 (Eq 033) 
$$B_{MaxAct} = \frac{556.7 \,\mu H \cdot 0.86A}{78 \cdot 32 mm^2} = 191 mT$$

Maximum DC input voltage for CCM operation:

$$V_{DC \max CCM} = \left(\frac{1}{\sqrt{2 \cdot P_{lnMax} \cdot L_P \cdot f_s}} - \frac{1}{V_{RPost}}\right)^{-1} \qquad \text{(Eq 034)} \qquad V_{DC \max CCM} = \left(\frac{1}{\sqrt{2 \cdot 20.48W \cdot 557 \mu H \cdot 100 k H z}} - \frac{1}{101.4V}\right)^{-1} = 90.3V$$



Fifth-generation fixed-frequency FLYCAL design example

## 8.6 Transformer winding design

Transformer design plays a big role in efficiency. Interlacing primary and output windings can reduce leakage inductance, and this is one way to improve efficiency. It is also critical for safety concerns, especially in isolated applications. Therefore, creepage and clearance should also be given serious consideration.

Standard safety margins between primary and secondary winding:

M = 4 mm for European safety standardM = 3.2 mm for UL1950M = 0 mm for triple-insulated wire on either primary or secondary winding

Standard safety margin	М	0 mm
Copper space factor	$\mathbf{f}_{Cu}$	0.4 (0.2–0.4)

Effective bobbin width:

$$BW_E = BW - (2 \times M)$$
 (Eq 035)  $BW_E = 11mm - (2 \times 0) = 11mm$ 

Effective winding cross-section:

$$A_{Ne} = \frac{A_N \times BW_e}{BW}$$
 (Eq 036)  $A_{Ne} = \frac{34mm^2 \times 11mm}{11mm} = 34mm^2$ 

The effective winding cross-section must be divided between the primary and secondary windings. The design example is divided as follows:

Winding	<u>Factor</u>
Primary winding (AF <sub>NP</sub> )	50 %
Secondary winding 1(AF <sub>NS1</sub> )	30 %
Secondary winding 2 (AF <sub>NS2</sub> )	15 %
Auxiliary winding (AF <sub>NVcc</sub> )	5%

### 8.6.1 Primary winding

Calculate copper wire cross-sectional area:

$$A_{PCal} = \frac{AF_{NP} \times f_{Cu} \times A_{Ne}}{N_{P}}$$
 (Eq 037) 
$$A_{PCal} = \frac{0.5 \times 0.4 \times 34mm^{2}}{78} = 0.087mm^{2}$$

Calculate maximum wire size:

$$AWG_{PCal} = 9.97 \cdot \left( 1.8277 - \left( 2 \cdot \log \left( 2 \cdot \sqrt{\frac{A_{PCal}}{\pi}} \right) \right) \right) \quad \text{(Eq 038)} \quad AWG_{PCal} = 9.97 \cdot \left( 1.8277 - \left( 2 \cdot \log \left( 2 \cdot \sqrt{\frac{0.087}{\pi}} \right) \right) \right) = 28$$
  
Selected wire size 
$$AWG_{P} \quad 30$$
  
Number of parallel wires 
$$n_{P} \quad 1$$

Copper wire diameter:

$$d_{P} = 10^{\left(\frac{1.8277}{2} - \frac{AWG_{P}}{2.9.97}\right)}$$
(Eq 039) 
$$d_{P} = 10^{\left(\frac{1.8277}{2} - \frac{30}{2.9.97}\right)} = 0.26mm$$



Copper wire cross-sectional area:

$$A_{p} = \frac{\pi}{4} \cdot d_{p}^{2} \cdot n_{p} \qquad (\text{Eq 040}) \quad A_{p} = \frac{\pi}{4} \cdot (0.26mm)^{2} \cdot 1 = 0.0517mm^{2}$$

Wire current density:

$$S_P = \frac{I_{PRMS}}{A_P}$$
 (Eq 041)  $S_P = \frac{0.35A}{0.052mm^2} = 6.8A/mm^2$ 

*Note: Recommended wire current density is less than 8 A/mm<sup>2</sup>.* 

Number of turns per layer using INS = 0.01 mm:

$$NL_{P} = \frac{BW_{E}}{n_{P} \cdot (d_{P} + 2 \cdot INS)}$$
(Eq 042) 
$$NL_{P} = \frac{11mm}{1 \cdot (0.26mm + 2 \cdot 0.01mm)} = 39Turns/layer$$

Note: Insulation thickness (INS) for single-, double- and triple-insulated wire is 0.01, 0.02 and 0.04 mm respectively. Ask the magnetics supplier for the actual insulation thickness.

Number of layers:

$$Ln_P = N_P / NL_P$$
 (Eq 043)  $Ln_P = 78Turns / (39Turns / layer) = 2layers$ 

## 8.6.2 Secondary 1 winding (V<sub>out1</sub>)

Calculate copper wire cross-sectional area:

$$A_{NS1Cal} = \frac{AF_{NS1} \times f_{Cu} \times A_{Ne}}{N_{S1}}$$
 (Eq 044) 
$$A_{NS1Cal} = \frac{0.30 \times 0.4 \times 34mm^2}{12} = 0.34mm^2$$

i.

Calculate maximum wire size:

$$AWG_{NS1Cal} = 9.97 \cdot \left( 1.8277 - \left( 2 \cdot \log \left( 2 \cdot \sqrt{\frac{A_{NS1Cal}}{\pi}} \right) \right) \right) \quad \text{(Eq 045)} \quad AWG_{NS1Cal} = 9.97 \cdot \left( 1.8277 - \left( 2 \cdot \log \left( 2 \cdot \sqrt{\frac{0.34mm^2}{\pi}} \right) \right) \right) = 22$$
  
Selected wire size 
$$AWG_{S1} \quad 26$$
  
Number of parallel wires 
$$n_{S1} \quad 2$$

Copper wire diameter:

$$d_{s1} = 10^{\left(\frac{1.8277}{2} - \frac{AWG_{s1}}{2.9.97}\right)}$$
(Eq 046)  $d_{s1} = 10^{\left(\frac{1.8277}{2} - \frac{26}{2.9.97}\right)} = 0.407 mm$ 

Copper wire cross-sectional area:

$$A_{S1} = \frac{\pi}{4} \cdot d_{S1}^{2} \cdot n_{S1}$$
 (Eq 047)  $A_{S1} = \frac{\pi}{4} \cdot (0.407)^{2} \cdot 2 = 0.261 mm^{2}$ 



Peak current:

$$I_{S1Max} = I_{PMax} \cdot K_{L1} \cdot N_{PS1}$$
 (Eq 048)  $I_{S1Max} = 0.86A \cdot 0.86 \cdot 6.5 = 4.8A$ 

RMS current:

$$I_{S1RMS} = I_{PRMS} \cdot K_{L1} \cdot \sqrt{\frac{1 - D_{MaxPost}}{D_{MaxPost}}} \cdot N_{PS1} \qquad \text{(Eq 049)} \quad I_{S1RMS} = 0.35A \cdot 0.86 \cdot \sqrt{\frac{1 - 0.52}{0.52}} \cdot 6.5 = 1.9A$$

Wire current density:

$$S_{S1} = \frac{I_{S1RMS}}{A_{S1}}$$
 (Eq 050)  $S_{S1} = \frac{1.9A}{0.261mm^2} = 7.3A/mm^2$ 

Number of turns per layer using INS = 0.01 mm (non-isolated design does not need triple-insulated wire):

$$NL_{S1} = \left\lfloor \frac{BW_E}{nW_{S1} \cdot (d_{S1} + 2 \cdot INS_{S1})} \right\rfloor$$
 (Eq 051) 
$$NL_{S1} = \left\lfloor \frac{11mm}{2 \cdot (0.407mm + 2 \cdot 0.01mm)} \right\rfloor = 12Turns/layer$$

.

Number of layers of secondary 1 winding:

$$Ln_{s1} = \lceil N_{s1} / NL_{s1} \rceil \qquad (Eq \, 052) \quad \lfloor Ln_{s1} = \lceil 12Turns / (12Turns / layer) \rceil = 1 \\ layers$$

## 8.6.3 Secondary 2 winding (V<sub>Out2</sub>)

Calculate copper wire cross-sectional area:

$$A_{NS2Cal} = \frac{AF_{NS2} \times f_{Cu} \times A_{Ne}}{N_{S2}}$$
 (Eq 053) 
$$A_{NS2Cal} = \frac{0.15 \times 0.4 \times 34mm^2}{4} = 0.51mm^2$$

Calculate maximum wire size:

$$AWG_{NS2Cal} = 9.97 \cdot \left(1.8277 - \left(2 \cdot \log\left(2 \cdot \sqrt{\frac{A_{NS2Cal}}{\pi}}\right)\right)\right) \quad \text{(Eq 054)} \quad AWG_{NS2Cal} = 9.97 \cdot \left(1.8277 - \left(2 \cdot \log\left(2 \cdot \sqrt{\frac{0.34}{\pi}}\right)\right)\right) = 20$$
  
Selected wire size 
$$AWG_{S2} \quad 26$$
  
Number of parallel wires 
$$n_{S2} \quad 1$$

Copper wire diameter:

$$d_{s2} = 10^{\left(\frac{1.8277}{2} - \frac{AWG_{s2}}{2.9.97}\right)}$$
(Eq 055)  $d_{s2} = 10^{\left(\frac{1.8277}{2} - \frac{26}{2.9.97}\right)} = 0.407mm$ 

Copper wire area:

$$A_{s2} = \frac{\pi}{4} \cdot d_{s2}^{2} \cdot n_{s2} \qquad (Eq \, 056) \qquad A_{s2} = \frac{\pi}{4} \cdot (0.407)^{2} \cdot 1 = 0.13 mm^{2}$$

Peak current:

$$I_{S2Max} = I_{PMax} \cdot K_{L2} \cdot N_{PS2}$$
 (Eq 057)  $I_{S2Max} = 0.86A \cdot 0.14 \cdot 19.5 = 2.3A$ 



RMS current:

$$I_{S2RMS} = I_{PRMS} \cdot K_{L2} \cdot \sqrt{\frac{1 - D_{MaxPost}}{D_{MaxPost}}} \cdot N_{PS2} \qquad \text{(Eq 058)} \qquad I_{S2RMS} = 0.35A \cdot 0.14 \cdot \sqrt{\frac{1 - 0.52}{0.52}} \cdot 19.5 = 0.9A$$

Wire current density:

$$S_{S2} = \frac{I_{S2RMS}}{A_{S2}}$$
 (Eq 059)  $S_{S2} = \frac{0.9A}{0.130mm^2} = 7A/mm^2$ 

Number of turns per layer using INS = 0.01 mm (non-isolated design does not need triple-insulated wire):

$$NL_{s_2} = \left\lfloor \frac{BW_E}{nw_{s_2} \cdot (d_{s_2} + 2 \cdot INS_{s_2})} \right\rfloor$$
(Eq 060) 
$$NL_{s_2} = \left\lfloor \frac{11mm}{1 \cdot (0.407mm + 2 \cdot 0.01mm)} \right\rfloor = 25Turns/layer$$

Number of layers:

$$Ln_{s_2} = \left\lceil N_{s_2} / NL_{s_2} \right\rceil$$
 (Eq 061)  $\left| Ln_{s_2} = \left\lceil 4Turns / 25Turns / layer \right\rceil = 1 layer$ 

#### 8.7 **Clamping network**

For calculating the clamping network, it is necessary to know the leakage inductance LLK. The most common approach is to have the LLK value given in a percentage of the Lp. If it is known that the transformer construction is consistent, the LLK can be measured by shorting the secondary windings (assuming the availability of a good LCR meter).

ī

ī

i.

Leakage inductance:

Leakage inductance percentage
 
$$L_{LK\%}$$
 2.5 %

  $L_{LK} = L_{LK\%} \cdot L_P$ 
 (Eq 062)
  $L_{LK} = 2.5\% \times 556.7 \,\mu H = 13.9 \,\mu H$ 

Clamping voltage:

$$V_{Clamp} = V_{DSMax} - V_{DCMaxPk} - V_{RPost}$$

Calculate clamping capacitor:

$$C_{ClampCal} = \frac{I_{PMax}^{2} \cdot L_{LK}}{(V_{RPost} + V_{Clamp}) \cdot V_{Clamp}}$$
(Eq 064) 
$$C_{ClampCal} = \frac{(0)}{(101.4)}$$
Clamping capacitor 
$$C_{Clamp} = \frac{1}{1} \text{ nF}$$

Calculate clamping resistor:

$$R_{Clamp Cal} = \frac{\left(V_{Clamp} + V_{RPost}\right)^2 - V_{RPost}^2}{0.5 \cdot L_{LK} \cdot I_{PMax}^2 \cdot f_S}$$

**Clamping resistor** 

(Eq 063) 
$$V_{Clamp} = 700V - 466.7V - 101.4V = 131.9V$$

064) 
$$C_{ClampCal} = \frac{(0.86A)^2 \times 13.9 \,\mu H}{(101.4V + 131.9V) \times 131.9V} = 334 \, pF$$
  
np 1 nF

(Eq 065) 
$$\begin{cases} R_{ClampCal} = \frac{(131.9V + 101.4V)^2 - (101.4V)^2}{0.5 \times 13.9 \,\mu H \times (0.86A)^2 \times 100 k H z} = 86 k \Omega \\ R_{Clamp} \end{cases} = 86 k \Omega$$



## 8.8 CS resistor

The CS resistor value defines the peak current of the power MOSFET. Therefore, the transformer should be designed not to saturate at this peak current value. Because the IC cycle-by-cycle PCL is defined by this resistor, it also defines the maximum output power that can be delivered.

CS resistor:

PCL threshold  $V_{CS_N}$  0.8 V  $R_{Sense} = \frac{V_{CS_N}}{I_{PMax}}$  (Eq 066)  $R_{Sense} = \frac{0.8V}{0.86A} = 0.93\Omega$ 

## 8.9 Output rectifier

A low forward voltage and an ultrafast diode such as a Schottky diode are recommended for a highly efficient design. These diodes are subjected to large peak and RMS current stress. The minimum voltage rating (not including voltage spikes) and minimum current rating (not including peak power transients) are calculated below.

The output capacitor is necessary to minimize the output ripple. It also holds the necessary energy needed during high load jumps. Therefore, the output capacitor should have enough capacitance and low ESR. It should also meet the ripple current rating.

An LC filter can be added to further reduce the output ripple.

### 8.9.1 Output 1

Diode reverse voltage:

$$V_{RDiode1} = V_{Out1} + \left(\frac{V_{DCMaxPK}}{N_{PS1}}\right)$$
(Eq 067)
$$V_{RDiode1} = 15V + \left(\frac{466.7V}{6.5}\right) = 86.8V$$
Diode RMS current
$$I_{S1RMS}$$
1.9 A
Output capacitor ripple current:
Maximum voltage undershoot
$$\Delta V_{Out1}$$
0.3 V

Number of clock periods  

$$I_{Ripple1} = \sqrt{(I_{S1RMS})^2 - (I_{Out1})^2}$$
(Eq 068)  
 $I_{Ripple1} = \sqrt{(1.9A)^2 - (0.83A)^2} = 1.71A$ 

Calculated output capacitance:

$C_{Out1Cal} = \frac{I_{Out1} \cdot n_{CP1}}{\Delta V_{OUT1} \cdot f_S}$	(Eq 069)	$C_{Out1Cal} = \frac{0.83A \cdot 20}{0.3V \cdot 100kHz} = 553\mu F$
Output capacitor	$C_{\text{Out1}}$	680 μF
ESR	$R_{ESR1}$	32 mΩ
Number of output capacitors in parallel	nc <sub>COut1</sub>	1

Zero-frequency output capacitor:



Fifth-generation fixed-frequency FLYCAL design example

$$f_{zCOut1} = \frac{1}{2 \cdot \pi \cdot R_{ESR1} \cdot C_{Out1}}$$
(Eq 070) 
$$f_{zCOut1} = \frac{1}{2 \cdot \pi \cdot 32m\Omega \cdot 680\mu F} = 7.3kHz$$
  
Ripple voltage of first stage:  

$$V_{Ripple1} = \frac{I_{S1Max} \cdot R_{ESR1}}{nC_{Cout1}}$$
(Eq 071) 
$$V_{Ripple1} = \frac{4.8A \cdot 32m\Omega}{1} = 0.15V$$

 $L_{Out1}$ 

 $C_{\text{LC1}}$ 

Calculated LC filter capacitor:

Select LC filter inductor

$$C_{LCCall} = \frac{\left(C_{Out1} \cdot R_{ESR1}\right)^2}{L_{out1}}$$
(Eq 072)

LC filter frequency:

$$f_{LC1} = \frac{1}{2 \cdot \pi \cdot \sqrt{C_{LC1} \cdot L_{OUT1}}}$$
(Eq 073)  $f_{LC1} = \frac{1}{2 \cdot \pi \cdot \sqrt{680 \mu F \cdot 2.2 \mu H}} = 4.1 kHz$ 

2.2 μH

680 µF

 $C_{LCCall} = \frac{\left(680\mu F \cdot 32m\Omega\right)^2}{2.2\mu H} = 215\mu F$ 

Second stage ripple voltage:

$$V_{2ndRippld} = V_{Rippld} \cdot \frac{\frac{1}{2 \cdot \pi \cdot f_s \cdot C_{LC1}}}{\frac{1}{2 \cdot \pi \cdot f_s \cdot C_{LC1}} + \left(2 \cdot \pi \cdot f_s \cdot L_{OUT1}\right)} \quad \text{(Eq 074)} \quad V_{2ndRippld} = 0.15V \cdot \frac{\frac{1}{2 \cdot \pi \cdot 100kHz \cdot 680\mu F}}{\frac{1}{2 \cdot \pi \cdot 100kHz \cdot 680\mu F} + \left(2 \cdot \pi \cdot 100kHz \cdot 2.2\mu H\right)} = 0.26mV$$

### 8.9.2 Output 2

Diode reverse voltage:

$$V_{RDiode2} = V_{Out2} + \left(\frac{V_{DCMaxPk}}{N_{PS2}}\right)$$
 (Eq 075)  $V_{RDiode2} = 5V + \left(\frac{466.7V}{19.5}\right) = 28.9V$   
Diode RMS current  $I_{S2RMS}$  0.92 A

Output capacitor ripple current for V<sub>Out2</sub>:

Maximum voltage undershoot (V<sub>out2</sub>)  
Number of clock periods  

$$I_{Ripple2} = \sqrt{(I_{S2RMS})^2 - (I_{Out2})^2}$$
  
 $\Delta V_{Out2}$   
 $n_{CP2}$   
(Eq 076)  
 $I_{Ripple2} = \sqrt{(0.92A)^2 - (0.4A)^2} = 0.83A$ 

Calculated output capacitance:

$C_{Out2} = \frac{I_{Out2} \cdot n_{CP2}}{\Delta V_{OUT2} \cdot f_S}$	(Eq 077)	$C_{Out2} = \frac{0.4A \cdot 20}{0.15V \cdot 100kHz} = 533 \mu F$
Output capacitor	$C_{\text{Out2}}$	680 μF
ESR	$R_{ESR2}$	32 mΩ
Number of output capacitors in parallel	nc <sub>COut2</sub>	1

Zero-frequency output capacitor:



Fifth-generation fixed-frequency FLYCAL design example

$$f_{ZCOut2} = \frac{1}{2 \cdot \pi \cdot R_{ESR2} \cdot C_{Out2}}$$
(Eq 078) 
$$f_{ZCOut2} = \frac{1}{2 \cdot \pi \cdot 32m\Omega \cdot 680\mu F} = 7.3kHz.$$
  
Ripple voltage of first stage:  

$$V_{Ripple2} = \frac{I_{S2Max} \cdot R_{ESR2}}{nC_{Cout2}}$$
(Eq 079) 
$$V_{Ripple2} = \frac{2.31A \cdot 32m\Omega}{1} = 0.07V$$

 $L_{\text{Out2}}$ 

 $C_{LC2}$ 

2.2 μH

330 µF

Calculated LC filter capacitor:

Select LC filter inductor

$$C_{LCCal2} = \frac{(C_{Out2} \cdot R_{ESR2})^2}{L_{out2}}$$
(Eq 080)  $C_{LCCal2} = \frac{(680 \mu F \cdot 32m\Omega)^2}{2.2\mu H} = 215 \mu F$ 

LC filter frequency:

$$f_{LC2} = \frac{1}{2 \cdot \pi \cdot \sqrt{C_{LC2} \cdot L_{OUT2}}}$$
(Eq 081)  $f_{LC2} = \frac{1}{2 \cdot \pi \cdot \sqrt{330 \,\mu F \cdot 2.2 \,\mu H}} = 5.9 \,kHz$ 

Second stage ripple voltage:

$$V_{2ndRipple2} = V_{Ripple2} \cdot \frac{\frac{1}{2 \cdot \pi \cdot f_s \cdot C_{LC2}}}{\frac{1}{2 \cdot \pi \cdot f_s \cdot C_{LC2}} + (2 \cdot \pi \cdot f_s \cdot L_{OUT2})} \quad \text{(Eq 082)} \quad V_{2ndRipple2} = 0.07V \cdot \frac{\frac{1}{2 \cdot \pi \cdot 100kHz \cdot 330\mu F}}{\frac{1}{2 \cdot \pi \cdot 100kHz \cdot 2.2\mu H}} = 0.26mV$$

## 8.10 V<sub>cc</sub> diode and capacitor

Auxiliary diode reverse voltage:

$$V_{RDiodeVCC} = V_{VccCal} + \left(V_{DCMaxPk} \cdot \frac{N_{Vcc}}{N_P}\right)$$
(Eq 083) 
$$V_{RDiodeVCC} = 13.7V + \left(466.7 \times \frac{11}{78}\right) = 79.5V$$

Calculate minimum V<sub>cc</sub> capacitor:

Soft-start time from datasheet	t <sub>ss</sub>	12 ms
I <sub>VCC_Charge3</sub> from datasheet	t <sub>ss</sub> I <sub>vcc_Charge3</sub> V <sub>vcc_ON</sub> V <sub>vcc_OFF</sub>	3 mA
V <sub>vcc_on</sub> from datasheet	$V_{\text{VCC}_{ON}}$	16 V
$V_{VCC_OFF}$ from datasheet	$V_{\text{VCC}\_\text{OFF}}$	10 V
$C_{_{VccCal}} > \frac{I_{_{VCC\_Charge3}} \cdot t_{_{SS}}}{V_{_{VCC\_ON}} - V_{_{VCC\_OFF}}}$	(Eq 084)	$C_{VccCal} > \frac{3mA \cdot 12ms}{16V - 10V} = 6\mu F$
Selected V <sub>cc</sub> capacitor	$C_{\text{vcc}}$	22 μF

Start-up time:

V <sub>cc</sub> short threshold from datasheet	$V_{\text{VCC}\_\text{SCP}}$	1.1 V
I <sub>VCC_Charge1</sub> from datasheet	IVCC_Charge1	0.2 mA



Fifth-generation fixed-frequency FLYCAL design example

$$t_{StartUp} = \frac{V_{VCC} \_ SCP \cdot C_{VCC}}{I_{VCC} \_ Ch \arg el} + \frac{(V_{VCC} \_ ON - V_{VC})}{I_{VCC} \_ on el}$$

$$\frac{V_{ON} - V_{VCC} \text{ scp} \cdot C_{VCC}}{I_{VCC} \text{ charg } e^3}$$
 (Eq 085)

$$t_{StartUp} = \frac{1.1V \cdot 22\,\mu F}{0.2mA} + \frac{(16V - 1.1V) \cdot 22\,\mu F}{3mA} = 230ms$$

#### Calculation of losses 8.11

Input diode bridge loss:

Diode bridge forward voltage

$$P_{DIN} = I_{ACRMS} \cdot V_{FBR} \cdot 2$$

1 V  $P_{DIN} = 0.4A \cdot 1V \cdot 2 = 0.8W$  $V_{FBR}$ (Eq 086)

Transformer copper loss:

0.0172 Ω·mm<sup>2</sup>/m Copper resistivity at 100°C ρ<sub>100</sub>  $R_{PCu} = \frac{41.2mm \cdot 78 \cdot 0.0172\Omega \cdot mm^2 / m}{0.052mm^2} = 1068.5m\Omega$  $R_{PCu} = \frac{l_N \cdot N_P \cdot \rho_{100}}{A_P}$ (Eq 087)  $R_{S1Cu} = \frac{41.2mm \cdot 12 \cdot 0.0172\Omega \cdot mm^2 / m}{0.2602mm^2} = 32.6m\Omega$  $R_{S1Cu} = \frac{l_N \cdot N_{S1} \cdot \rho_{100}}{A_{S1}}$ (Eq 088)  $R_{S2Cu} = \frac{l_N \cdot N_{S2} \cdot \rho_{100}}{A_{S2}}$  $R_{S1Cu} = \frac{41.2mm \cdot 4 \cdot 0.0172\Omega \cdot mm^2 / m}{0.13mm^2} = 21.8m\Omega$ (Eq 089)  $P_{PCu} = I_{PRMS}^{2} \cdot R_{PCU}$  $P_{PCu} = (0.35A)^2 \cdot 1068.5m\Omega = 133.63mW$ (Eq 090)  $P_{S1Cu} = (1.9A)^2 \cdot 32.6m\Omega = 118mW$  $P_{S1Cu} = I_{S1RMS}^{2} \cdot R_{S1CU}$ (Eq 091)  $P_{S2Cu} = (0.92A)^2 \cdot 21.8m\Omega = 18mW$  $P_{S2Cu} = I_{S2RMS}^{2} \cdot R_{S2CU}$ (Eq 092)  $P_{Cu} = 133mW + 118mW + 18mW = 270mW$  $P_{Cu} = P_{PCu} \cdot P_{S1CU} \cdot P_{S2Cu}$ (Eq 093) Output rectifier diode loss:

 $P_{Diodel} = I_{S1RMS} \cdot V_{FOut1}$ (  $P_{Diode2} = I_{S2RMS} \cdot V_{FOut2}$ (

**RCD clamper loss:** 

$$P_{Clamper} = \frac{1}{2} \cdot L_{LK} \cdot I_{PMax}^2 \cdot f_S \cdot \frac{V_{Clamp} + V_{RPost}}{V_{Clamp}}$$

CS resistor loss:

 $P_{CS} = (I_{PRMS})^2 \cdot R_{CS}$ (Ed

(Eq 094) 
$$P_{Diodel} = 1.9A \cdot 0.6V = 1.14W$$
  
(Eq 095)  $P_{Diode2} = 0.92A \cdot 0.2V = 0.18W$ 

(Eq 096) 
$$P_{Clamper} = \frac{1}{2} \cdot 13.9 \,\mu H \cdot (0.86A)^2 \cdot 100 \,kHz \cdot \frac{132V + 101.4V}{132V} = 0.91W$$

**q 097)** 
$$P_{CS} = (0.35A)^2 \cdot 0.93\Omega = 0.12W$$



### **MOSFET** loss:

RDSON at TJ = 125°C from datasheetRDSON8.73 
$$\Omega$$
Co(er) from datasheetCo(er)3.4 pFExternal drain-to-source capacitanceCDS0 pF $P_{SONMinAC} = \frac{1}{2} \cdot (C_{o(er)} + C_{DS}) \cdot (V_{DCMin} - V_{RPost})^2 \cdot f_S$ (Eq 098) $P_{SONMinAC} = \frac{1}{2} \cdot (3.4pF + 0pF) \cdot (93.6V + 101.4V)^2 \cdot 100kHz = 6.5mW$  $P_{condMinAC} = I_{PRMS}^2 \cdot R_{DSON}$ (Eq 099) $P_{condMinAC} = (0.35A)^2 \cdot 8.73\Omega = 1.092W$  $P_{MOSMinAC} = P_{SONMinAC} + P_{condMinAC}$ (Eq 100) $P_{MOSMinAC} = 6.5mW + 1.092W = 1.098W$  $P_{SONMaxAC} = \frac{1}{2} \cdot (C_{o(er)} + C_{DS}) \cdot (V_{DCMaxPk} - V_{RPost})^2 \cdot f_S$ (Eq 101) $P_{SONMaxAC} = \frac{1}{2} \cdot (3.4pF + 0pF) \cdot (466.7V + 101.4V)^2 \cdot 100kHz = 0.22W$  $P_{condMaxAC} = \frac{1}{3} \cdot R_{DSON} \cdot I_{PMax}^2 \cdot \left(\frac{L_p \cdot I_{PMax} \cdot f_S}{V_{DCMaxPk}}\right)$ (Eq 102) $P_{condMaxAC} = \frac{1}{3} \cdot 8.73\Omega \cdot (0.86A)^2 \cdot \left(\frac{557\mu H \cdot 0.86A \cdot 100kHz}{466.7V}\right) = 0.22W$  $P_{MOSMaxAC} = P_{SONMaxAC} + P_{condMaxAC}$ (Eq 103) $P_{MOSMaxAC} = 54.9mW + 0.22W = 0.27W$ 

Controller loss:

Controller current consumption
$$I_{VCC_Normal}$$
0.9 mA $P_{Ctrl} = V_{VCCCal} \cdot I_{VCC_Normal}$ (Eq 104) $P_{Ctrl} = 13.7V \cdot 0.9mA = 12.3mW$ 

Total power loss:

$$P_{losses} = P_{DIN} + P_{Cu} + P_{Diode1} + P_{Diode2} + P_{Clamper} + P_{Clsmper} + P_{CS} + P_{MOS} + P_{Ctrl}$$
(Eq 105)  
$$P_{losses} = 0.8 + 0.27 + 1.14 + 0.18 + 0.91 + 0.12 + 1.1 + 0.01 = 4.53W$$

Efficiency after losses:

$$\eta_{Post} = P_{OutMax} / (P_{OutMax} + P_{lossoes})$$
 (Eq 106)  $\eta_{Post} = 17W / (17W + 4.53W) = 78.95\%$ 

## 8.12 CoolSET<sup>™</sup>/MOSFET temperature

CoolSET<sup>™</sup>/MOSFET temperature:

Assumed junction-to-ambient thermal impedance (include copper pour)	$R_{thJA\_As}$	65 K/W
$\Delta T = R_{thJA\_As} \cdot P_{MOS}$	(Eq 107)	$\Delta T = 65K/W \cdot 1.098W = 71.4^{\circ}K$
$T_{j\max} = \Delta T + T_{a\max}$	(Eq 108)	$T_{j\max} = 71.4 + 50 = 121.4^{\circ}C$

## 8.13 LOVP

LOVP:

Selected AC input LOVP	$V_{\text{OVP}\_\text{AC}}$	330 V AC
High-side DC input voltage divider resistor (R3A, R3B, R3C)	Ru	9 MΩ
Controller LOVP threshold	$V_{\text{VIN}\_\text{LOVP}}$	2.85 V



Fifth-generation fixed-frequency FLYCAL design example

$$R_{l2Cal} = \frac{R_{l1} \cdot V_{VIN\_LOVP}}{\left(V_{OVP\_AC} \cdot \sqrt{2} - V_{VIN\_LOVP}\right)}$$
(Eq 109) 
$$R_{l2Cal} = \frac{9M\Omega \cdot 2.85V}{\left(330V_{AC} \cdot \sqrt{2} - 2.85V\right)} = 55.3\Omega$$
  
Select low-side DC input voltage divider resistor 
$$R_{l2}$$
$$V_{OVP\_ACPost} = \frac{V_{VIN\_LOVP}}{R_{l2}} \cdot \frac{R_{l1} + R_{l2}}{\sqrt{2}}$$
(Eq 110) 
$$V_{OVP\_ACPost} = \frac{2.85V}{56k\Omega} \cdot \frac{9M\Omega + 56k\Omega}{\sqrt{2}} = 326V_{AC}$$

.

### Output regulation (non-isolated) 8.14

Setting resistor dividers for two non-isolated outputs:

Error amplifier reference voltage 
$$V_{ERR\_REF}$$
 1.8 V  
Weighted regulation factor of  $V_{0ut1}$   $W_1$  31 %  
Select voltage divider RO1  $R_{01}$   $R_{01}$   $39 k\Omega$   
 $R_{O2Cal} = \frac{V_{Out1} - V_{ERR\_REF}}{W_1 \cdot V_{ERR\_REF} / R_{O1}}$  (Eq 125)  $R_{O2Cal} = \frac{15V - 1.8V}{31\% \cdot 1.8V / 39k\Omega} = 922k\Omega$   
Select voltage divider RO2  $R_{02}$   $910 k\Omega$   
 $R_{O3Cal} = \frac{V_{Out2} - V_{ERR\_REF}}{\frac{V_{ERR\_REF}}{R_{O1}} - \frac{V_{Out1} - V_{ERR\_REF}}{R_{O2}}$  (Eq 126)  $R_{O3Cal} = \frac{5V - 1.8V}{\frac{1.8V}{39k\Omega} - \frac{15V - 1.8V}{910k\Omega}} = 101k\Omega$   
Select voltage divider RO3  $R_{03}$   $100 k\Omega$ 

Select voltage divider RO3

100 kΩ



## 9 References

- [1] ICE5xSAG datasheet, Infineon Techonologies AG
- [2] ICE5xRxxxAG datasheet, Infineon Techonologies AG
- [3] AN\_201702\_PL83\_005 60W 19V SMPS Demo Board with ICE5GSAG and IPA80R600P7
- [4] ER\_201708\_PL83\_016 14 W 15 V 5 V SMPS demo board with ICE5AR4770AG

[5] Flycal\_FF\_F5 CoolSET



## **Revision history**

Document version	Date of release	Description of changes
V 2.0		First release

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2017-12-07 Published by Infineon Technologies AG 81726 Munich, Germany

© 2018 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document? Email: erratum@infineon.com

Document reference DG\_201705\_PL83\_012

### IMPORTANT NOTICE

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.